| Electronic Components Datasheet Search |
|
STM32W108HB Datasheet(PDF) 47 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32W108HB Datasheet(HTML) 47 Page - STMicroelectronics |
|
47 / 179 page ![]() STM32W108CB, STM32W108HB General-purpose input/outputs Doc ID 16252 Rev 2 47/179 Note: Because GPIO port registers' functions are identical, the notation Px is used here to refer to PA, PB, or PC. For example, GPIO_PxIN refers to the registers GPIO_PAIN, GPIO_PBIN, and GPIO_PCIN. Each of the three GPIO ports has the following registers whose low-order eight bits correspond to the port's eight GPIO pins: ● GPIO_PxIN (input data register) returns the pin level (unless in analog mode). ● GPIO_PxOUT (output data register) controls the output level in normal output mode. ● GPIO_PxCLR (clear output data register) clears bits in GPIO_PxOUT. ● GPIO_PxSET (set output data register) sets bits in GPIO_PxOUT. ● GPIO_PxWAKE (wake monitor register) specifies the pins that can wake the STM32W108. In addition to these registers, each port has a pair of configuration registers, GPIO_PxCFGH and GPIO_PxCFGL. These registers specify the basic operating mode for the port's pins. GPIO_PxCFGL configures the pins Px[3:0] and GPIO_PxCFGH configures the pins Px[7:4]. For brevity, the notation GPIO_PxCFGH/L refers to the pair of configuration registers. Five GPIO pins (PA6, PA7, PB6, PB7 and PC0) can sink and source higher current than standard GPIO outputs. Refer to Table 41: Digital I/O specifications on page 169 for more information. 6.1.2 Configuration Each pin has a 4-bit configuration value in the GPIO_PxCFGH/L register. The various GPIO modes and their 4 bit configuration values are shown in Table 4. If a GPIO has two peripherals that can be the source of alternate output mode data, then other registers in addition to GPIO_PxCFGH/L determine which peripheral controls the output. Table 4. GPIO configuration modes GPIO Mode GPIO_PxCFGH/L Description Analog 0x0 Analog input or output. When in analog mode, the digital input (GPIO_PxIN) always reads 1. Input (floating) 0x4 Digital input without an internal pull up or pull down. Output is disabled. Input (pull-up or pull- down) 0x8 Digital input with an internal pull up or pull down. A set bit in GPIO_PxOUT selects pull up and a cleared bit selects pull down. Output is disabled. Output (push-pull) 0x1 Push-pull output. GPIO_PxOUT controls the output. Output (open-drain) 0x5 Open-drain output. GPIO_PxOUT controls the output. If a pull up is required, it must be external. Alternate Output (push- pull) 0x9 Push-pull output. An onboard peripheral controls the output. Alternate Output (open- drain) 0xD Open-drain output. An onboard peripheral controls the output. If a pull up is required, it must be external. Alternate Output (push- pull) SPI SCLK Mode 0xB Push-pull output mode only for SPI master mode SCLK pins. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |