Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

AT697F Datasheet(PDF) 117 Page - ATMEL Corporation

Part # AT697F
Description  Rad-Hard 32 bit SPARC V8 Processor
PDF  155 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT697F Datasheet(HTML) 117 Page - ATMEL Corporation

Back Button AT697F Datasheet HTML 113Page - ATMEL Corporation AT697F Datasheet HTML 114Page - ATMEL Corporation AT697F Datasheet HTML 115Page - ATMEL Corporation AT697F Datasheet HTML 116Page - ATMEL Corporation AT697F Datasheet HTML 117Page - ATMEL Corporation AT697F Datasheet HTML 118Page - ATMEL Corporation AT697F Datasheet HTML 119Page - ATMEL Corporation AT697F Datasheet HTML 120Page - ATMEL Corporation AT697F Datasheet HTML 121Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 117 / 155 page
background image
Bit Number
Mnemonic
Description
12
sys
Value of the SYSEN* pin
0 : Host mode
1 : Satellite mode
11..8
dmas[3:0]
DMA state
7
act
PCI core active
1 = active
0 = inactive
6
ff
If set 1, the transmitter fifo is full
5
xfe
If set 1, the transmitter fifo is empty
4
rfe
If set 1, the receiver fifo is empty
3..0
ss[3:0]
Slave status
Table 104. PCI Initiator Configuration - PCIIC
Address = 0x80000158
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
reserved
reserved
r/w
r/w
r/w
r/w
0x0000 00
01
00000
0
Bit Number
Mnemonic
Description
7.6
commsb[1:0]
Specifies the two most significant bits of the command used by AHB slave interface.
‘00’ = IO write
‘01’ = memory read/write
‘10’ = configuration read/write
‘11’ = mem-read-line/write-invalidate
0
mod
PCI command source mode
‘1’ = AHB slave - DMA mode
‘0’ = APB mode
Table 105. PCI Target Page Address Register - PCITPA
Address = 0x8000015C
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
tpa1[7:0]
reserved
tpa2[7:0]
reserved
r/w
r/w
r/w
r/w
0x40
0x00
0x90
0x00
Bit Number
Mnemonic
Description
31..24
tpa1[7:0]
Target page address
defines the 8 most significant bits of the 16 MByte memory page on which PCI addresses are mapped
15..8
tpa2[7:0]
Target page address
defines the 8 most significant bits for the second memory BAR.
AT697F ADVANCE INFORMATION
117
7703C–AERO–6/09



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com