68HC05CL48 datasheet(57/145 Pages) MOTOROLA

57 / 145 page

June 11, 1997

GENERAL RELEASE SPECIFICATION

MC68HC05CL48

TIMER

MOTOROLA

REV 2.0

8-5

The divide-by-4 prescaler is also reset and the counter resumes normal counting

operation. All of the ﬂags and enable bits remain unaltered by this operation. If

access has previously been made to the high byte of the free running counter

($19 or $1B), then the reset counter operation terminates the access sequence.

Figure 8-3. Timer State Timing Diagram For Reset

8.1.2 Output Compare Registers

There are two output compare registers: output compare register 1 and output

compare register 2. Output compare registers can be used for several purposes

such as controlling an output waveform or indicating when a period of time has

elapsed. All bits are readable and writable and are not altered by the timer

hardware or reset. If the compare function is not needed, the two bytes of the

output compare register can be used as storage locations.

8.1.2.1

Output Compare Register 1

76543210

OC1H

$0015

READ

OC1:15

OC1:14

OC1:13

OC1:12

OC1:11

OC1:10

OC1:9

OC1:8

WRITE

RESET

UUUUUUUU

Internal Processor Clock

Internal Reset

Internal

Timer

Clocks

T00

T01

T10

T11

Counter (16bit)

RESET (External or POR)

$FFFC

$FFFD

$FFFE

$FFFF

NOTE: The Counter Register and Timer Control Register are the only ones affected by RESET.

68HC05CL48 Datasheet(PDF) 57 Page - Motorola, Inc

68HC05CL48 Datasheet(HTML) 57 Page - Motorola, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL