Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

68HC05CL48 Datasheet(PDF) 59 Page - Motorola, Inc

Part # 68HC05CL48
Description  SPECIFICATION (General Release)
PDF  145 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MOTOROLA [Motorola, Inc]
Direct Link  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

68HC05CL48 Datasheet(HTML) 59 Page - Motorola, Inc

Back Button 68HC05CL48 Datasheet HTML 55Page - Motorola, Inc 68HC05CL48 Datasheet HTML 56Page - Motorola, Inc 68HC05CL48 Datasheet HTML 57Page - Motorola, Inc 68HC05CL48 Datasheet HTML 58Page - Motorola, Inc 68HC05CL48 Datasheet HTML 59Page - Motorola, Inc 68HC05CL48 Datasheet HTML 60Page - Motorola, Inc 68HC05CL48 Datasheet HTML 61Page - Motorola, Inc 68HC05CL48 Datasheet HTML 62Page - Motorola, Inc 68HC05CL48 Datasheet HTML 63Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 145 page
background image
June 11, 1997
GENERAL RELEASE SPECIFICATION
MC68HC05CL48
TIMER
MOTOROLA
REV 2.0
8-7
8.1.2.2
Output Compare Register 2
The 16-bit output compare register 2 is made up of two 8-bit registers at locations
$17 (MSB) and $18 (LSB). The output compare register contents are compared
with the contents of the free-running counter once every four internal processor
clock cycles. If a match is found, the corresponding output compare flag OC2F (bit
4 of timer status register $12) is set.
The output compare register values should be changed after each successful
comparison to establish a new elapsed time-out. An interrupt can also accompany
a successful output compare provided the corresponding interrupt enable bit
OC2IE (bit 4 of timer control register $11) is set.
After a processor write cycle to the output compare register containing the MSB
($17), the output compare function is inhibited until the LSB ($18) is also written.
The user must write both bytes (locations) if the MSB is written first. A write made
only to the LSB ($18) will not inhibit the compare function. The free-running
counter is updated every four internal bus clock cycles. The minimum time
required to update the output compare register is a function of the program rather
than the internal hardware.
The processor can write to either byte of the output compare register without
affecting the other byte.
Because the output compare flag OC2F and the output compare register 2 are
undetermined at power on, and are not affected by external reset, care must be
exercised when initializing the output compare function. A procedure as
recommended for Compare Register 1 should be followed.
76543210
OC2H
$0017
READ
OC2:15
OC2:14
OC2:13
OC2:12
OC2:11
OC2:10
OC2:9
OC2:8
WRITE
RESET
UUUUUUUU
76543210
OC2L
$0018
READ
OC2:7
OC2:6
OC2:5
OC2:4
OC2:3
OC2:2
OC2:1
OC2:0
WRITE
RESET
UUUUUUUU



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com