MPC8360E datasheet(86/108 Pages) FREESCALE

86 / 108 page

MPC8360E/MPC8358E PowerQUICC II Pro Processor Revision 2.x TBGA Silicon Hardware Specifications, Rev. 4

Freescale Semiconductor

Clocking

Figure 55 shows the internal distribution of clocks within the MPC8358E.

Figure 55. MPC8358E Clock Subsystem

The primary clock source for the device can be one of two inputs, CLKIN or PCI_CLK, depending on

whether the device is configured in PCI host or PCI agent mode. Note that in PCI host mode, the primary

clock input also depends on whether PCI clock outputs are selected with RCWH[PCICKDRV]. When the

device is configured as a PCI host device (RCWH[PCIHOST] = 1) and PCI clock output is selected

(RCWH[PCICKDRV] = 1), CLKIN is its primary input clock. CLKIN feeds the PCI clock divider (

÷2)

and the multiplexors for PCI_SYNC_OUT and PCI_CLK_OUT. The CFG_CLKIN_DIV configuration

input selects whether CLKIN or CLKIN/2 is driven out on the PCI_SYNC_OUT signal. The

OCCR[PCIOENn] parameters enable the PCI_CLK_OUTn, respectively.

Core PLL

System

LBIU

LSYNC_IN

LSYNC_OUT

LCLK[0:2]

core_clk

e300 Core

csb_clk to Rest

CLKIN

csb_clk

MPC8358E

Local Bus

PCI_CLK_OUT[0:2]

PCI_SYNC_OUT

PCI_CLK/

Clock

Unit

of the Device

lb_clk

CFG_CLKIN_DIV

PCI Clock

PCI_SYNC_IN

Memory

Device

DLL

Divider

MEMC1_MCK[0:5]

DDRC

ddr1_clk

DDRC

Memory

Device

PLL

QUICC

PLL

ce_clk to QUICC Engine Block

Engine

MPC8360E Datasheet(PDF) 86 Page - Freescale Semiconductor, Inc

MPC8360E Datasheet(HTML) 86 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL