Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

BTS6480SF Datasheet(PDF) 19 Page - Infineon Technologies AG

Part # BTS6480SF
Description  SPI Power Controller
PDF  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

BTS6480SF Datasheet(HTML) 19 Page - Infineon Technologies AG

Back Button BTS6480SF Datasheet HTML 15Page - Infineon Technologies AG BTS6480SF Datasheet HTML 16Page - Infineon Technologies AG BTS6480SF Datasheet HTML 17Page - Infineon Technologies AG BTS6480SF Datasheet HTML 18Page - Infineon Technologies AG BTS6480SF Datasheet HTML 19Page - Infineon Technologies AG BTS6480SF Datasheet HTML 20Page - Infineon Technologies AG BTS6480SF Datasheet HTML 21Page - Infineon Technologies AG BTS6480SF Datasheet HTML 22Page - Infineon Technologies AG BTS6480SF Datasheet HTML 23Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 73 page
background image
SPOC - BTS6480SF
Power Stages
Data Sheet
19
Rev. 1.0, 2010-04-12
6.2.1
Input Direct Drive
This mode is the default after the device’s wake up and reset. The input pins activate the channels during normal
operation (with default setting of bit IECR.INCG), stand-by mode and limp home mode. Channel 0 and the
external drivers can be activated only via the SPI-bit OUT.OUTn in direct drive mode. The inputs are linked directly
to the channels according to:
6.2.2
Input Assigned Drive
To activate the assigned drive function the register bit IECR.INCG needs to be set. In this mode all output
channels can be activated via the input pins. Channel 2, 3 and the two external drivers are assigned to only one
input pin. The following mapping is used:
6.3
Power Stage Output
The power stages are built to be used in high side configuration (Figure 6).
Figure 6
Power Stage Output
The power DMOS switches with a dedicated slope, which is optimized in terms of EMC emission. Defined slew
rates and edge shaping allow lowest EMC emissions during PWM operation at low switching losses.
Table 1
Direct Drive Mode
Input Pin
Assigned channel, if IECR.INCG = 0
b
IN1
Channel 1
IN2
Channel 2
IN3
Channel 3
Table 2
Assigned Drive Mode
Input Pin
Assigned channel, if IECR.INCG = 1
b
IN1
Channel 0
IN2
Channel 1
IN3
Channel 2, channel 3, external driver 0, external driver 1
Output.emf
OUT
GND
V
OUT
VBB
V
DS
V
BB



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com