| Electronic Components Datasheet Search |
|
TLV5614MPWREP Datasheet(PDF) 7 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TLV5614MPWREP Datasheet(HTML) 7 Page - Texas Instruments |
|
7 / 32 page ![]() TLV5614EP 2.7V TO 5.5V 12BIT 3 µs QUADRUPLE DIGITALTOANALOG CONVERTER WITH POWER DOWN SGLS355 − JUNE 2006 7 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 electrical characteristics over recommended operating free-air temperature range, Vref = 2.048 V, AVDD = DVDD = 5 V and Vref = 1.024 V for AVDD = DVDD = 3 V (unless otherwise noted) (continued) digital inputs (DIN, CS, LDAC, PD) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT IIH High-level digital input current VI = VDD ±1 µA IIL Low-level digital input current VI = 0 V ±1 µA CI Input capacitance 3 pF power supply PARAMETER TEST CONDITIONS MIN TYP MAX UNIT 5-V supply, No load, Clock running, Slow 1.6 2.4 IDD Power-supply current No load, Clock running, All inputs 0 V or VDD Fast 3.8 5.6 mA IDD Power-supply current 3-V supply, No load, Clock running, Slow 1.2 1.8 mA No load, Clock running, All inputs 0 V or DVDD Fast 3.2 4.8 Power-down supply current (see Figure 13) 10 nA analog output dynamic performance PARAMETER TEST CONDITIONS TYP UNIT SR Output slew rate CL = 100 pF, RL = 10 kΩ, VO = 10% to 90%, Fast 5 V/ µs SR Output slew rate LL VO = 10% to 90%, Vref = 2.048 V, 1024 V Slow 1 V/ µs ts Output settling time To ±0.5 LSB, CL = 100 pF, Fast 3 s ts Output settling time To ±0.5 LSB, CL = 100 pF, RL = 10 kΩ, See Note 1 Slow 9 µs ts(c) Output settling time, code to code To ±0.5 LSB, CL = 100 pF, Fast 1 s ts(c) Output settling time, code to code To ±0.5 LSB, CL = 100 pF, RL = 10 kΩ, See Note 2 Slow 2 µs Glitch energy Code transition from 7FF to 800 10 nV-s SNR Signal-to-noise ratio Sine wave generated by DAC, 74 dB S/(N+D) Signal-to-noise + distortion Sine wave generated by DAC, Reference voltage = 1.024 at 3 V and 2.048 at 5 V, 66 dB THD Total harmonic distortion Reference voltage = 1.024 at 3 V and 2.048 at 5 V, fs = 400 KSPS, fOUT = 1.1-kHz sine wave, CL = 100 pF, RL = 10 kΩ, BW = 20 kHz −68 dB SFDR Spurious-free dynamic range fs = 400 KSPS, fOUT = 1.1-kHz sine wave, CL = 100 pF, RL = 10 kΩ, BW = 20 kHz 70 dB NOTES: 1. Settling time is the time for the output signal to remain within ±0.5 LSB of the final measured value for a digital input code change of FFF hex to 080 hex for 080 hex to FFF hex. 2. Settling time is the time for the output signal to remain within ±0.5 LSB of the final measured value for a digital input code change of one count. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |