Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

WM8533 Datasheet(PDF) 19 Page - Wolfson Microelectronics plc

Part # WM8533
Description  24-bit 192kHz Stereo DAC with 2Vrms Ground Referenced Line Output
PDF  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8533 Datasheet(HTML) 19 Page - Wolfson Microelectronics plc

Back Button WM8533 Datasheet HTML 15Page - Wolfson Microelectronics plc WM8533 Datasheet HTML 16Page - Wolfson Microelectronics plc WM8533 Datasheet HTML 17Page - Wolfson Microelectronics plc WM8533 Datasheet HTML 18Page - Wolfson Microelectronics plc WM8533 Datasheet HTML 19Page - Wolfson Microelectronics plc WM8533 Datasheet HTML 20Page - Wolfson Microelectronics plc WM8533 Datasheet HTML 21Page - Wolfson Microelectronics plc WM8533 Datasheet HTML 22Page - Wolfson Microelectronics plc WM8533 Datasheet HTML 23Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 41 page
background image
Production Data
WM8533
w
PD, July 2012, Rev 4.0
19
DIGITAL AUDIO INTERFACE
The digital audio interface is used for inputting audio data to the WM8533. The digital audio interface
uses three pins:
DACDAT: DAC data input
LRCLK: Left/Right data alignment clock
BCLK: Bit clock, for synchronisation
MASTER AND SLAVE MODE OPERATION
The WM8533 digital audio interface can operate as a master or as a slave as shown in Figure 13 and
Figure 14.
Figure 13 Slave Mode
Figure 14 Master Mode
INTERFACE FORMATS
The WM8533 supports five different audio data formats:
Left justified
Right justified
I2S
DSP Mode A
DSP Mode B
PCM operation is supported using the DSP mode. All of these modes are MSB first. They are
described in the following sections. Refer to the “Signal Timing Requirements” section for timing
information. Refer to Table 10 for interface control format register settings.
AUDIO DATA FORMATS
In Right Justified mode, the LSB is available on the last rising edge of BCLK before a LRCLK
transition. All other bits are transmitted before (MSB first). Depending on word length, BCLK
frequency and sample rate, there may be unused BCLK cycles after each LRCLK transition.
Figure 15 Right Justified Audio Interface (assuming n-bit word length)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com