M68ICS08GR datasheet(118/408 Pages) FREESCALE

118 / 408 page

Clock Generator Module (CGMC)

Technical Data

MC68HC908GR8 — Rev 4.0

118

Clock Generator Module (CGMC)

MOTOROLA

7.6.2 PLL Bandwidth Control Register

The PLL bandwidth control register (PBWC):

•

Selects automatic or manual (software-controlled) bandwidth

control mode

•

Indicates when the PLL is locked

•

In automatic bandwidth control mode, indicates when the PLL is in

acquisition or tracking mode

•

In manual operation, forces the PLL into acquisition or tracking

mode

AUTO — Automatic Bandwidth Control Bit

This read/write bit selects automatic or manual bandwidth control.

When initializing the PLL for manual operation (AUTO = 0), clear the

ACQ bit before turning on the PLL. Reset clears the AUTO bit.

1 = Automatic bandwidth control

0 = Manual bandwidth control

LOCK — Lock Indicator Bit

When the AUTO bit is set, LOCK is a read-only bit that becomes set

when the VCO clock, CGMVCLK, is locked (running at the

programmed frequency). When the AUTO bit is clear, LOCK reads as

logic 0 and has no meaning. The write one function of this bit is

reserved for test, so this bit must always be written a 0. Reset clears

the LOCK bit.

Address:

$0037

Bit 7

654321

Bit 0

Read:

AUTO

LOCK

ACQ

0000

Write:

Reset:

00000000

= Unimplemented

R= Reserved

Figure 7-5. PLL Bandwidth Control Register (PBWC)

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

M68ICS08GR Datasheet(PDF) 118 Page - Freescale Semiconductor, Inc

M68ICS08GR Datasheet(HTML) 118 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL