Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CYUSB201X Datasheet(PDF) 24 Page - Cypress Semiconductor

Part # CYUSB201X
Description  EZ-USB짰 FX3: SuperSpeed USB Controller
PDF  45 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CYUSB201X Datasheet(HTML) 24 Page - Cypress Semiconductor

Back Button CYUSB201X Datasheet HTML 20Page - Cypress Semiconductor CYUSB201X Datasheet HTML 21Page - Cypress Semiconductor CYUSB201X Datasheet HTML 22Page - Cypress Semiconductor CYUSB201X Datasheet HTML 23Page - Cypress Semiconductor CYUSB201X Datasheet HTML 24Page - Cypress Semiconductor CYUSB201X Datasheet HTML 25Page - Cypress Semiconductor CYUSB201X Datasheet HTML 26Page - Cypress Semiconductor CYUSB201X Datasheet HTML 27Page - Cypress Semiconductor CYUSB201X Datasheet HTML 28Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 45 page
background image
CYUSB301X
Document Number: 001-52136 Rev. *N
Page 24 of 45
AC Timing Parameters
GPIF II Timing
Figure 9. GPIF II Timing in Synchronous Mode
-
CT L (O U T)
CT L( IN)
tS
tH
tD H
tD S
tC LK
CLK
tC T LO
tC O E
Data(IN)
Data 1
(O U T)
tH Z
tLZ
tD O H
tC O H
tC LK H tC LK L
tLZ
Data 2
(O U T)
tC O
tD O H
D Q [31:0]
Table 9. GPIF II Timing Parameters in Synchronous Mode [4]
Parameter
Description
Min
Max
Units
Frequency
Interface clock frequency
–
100
MHz
tCLK
Interface clock period
10
–
ns
tCLKH
Clock high time
4
–
ns
tCLKL
Clock low time
4
–
ns
tS
CTL input to clock setup time
2
–
ns
tH
CTL input to clock hold time
0.5
–
ns
tDS
Data in to clock setup time
2
–
ns
tDH
Data in to clock hold time
0.5
–
ns
tCO
Clock to data out propagation delay when DQ bus is already in
output direction
–8
ns
tCOE
Clock to data out propagation delay when DQ lines change to
output from tristate and valid data is available on the DQ bus
-9
tCTLO
Clock to CTL out propagation delay
–
8
ns
tDOH
Clock to data out hold
2
–
ns
tCOH
Clock to CTL out hold
0
–
ns
tHZ
Clock to high-Z
–
8
ns
tLZ
Clock to low-Z
0
–
ns
Note
4. All parameters guaranteed by design and validated through characterization.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com