| Electronic Components Datasheet Search |
|
M3062JFHTFP Datasheet(PDF) 78 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M3062JFHTFP Datasheet(HTML) 78 Page - Renesas Technology Corp |
|
78 / 103 page ![]() M16C/62P Group (M16C/62P, M16C/62PT) 5. Electrical Characteristics Rev.2.41 Jan 10, 2006 Page 76 of 96 REJ03B0001-0241 Figure 5.16 Timing Diagram (4) BCLK CSi td(BCLK-CS) 30ns.max ADi 30ns.max ALE 30ns.max -4ns.min RD 30ns.max th(BCLK-RD) 0ns.min th(BCLK-AD) 4ns.min th(BCLK-CS) 4ns.min Hi-Z DBi th(RD-DB) 0ns.min 0ns.min th(RD-AD) BHE tcyc Read timing td(BCLK-AD) td(BCLK-ALE) th(BCLK-ALE) tsu(DB-RD) td(BCLK-RD) 50ns.min tac1(RD-DB) Memory Expansion Mode, Microprocessor Mode (for setting with no wait) Measuring conditions · VCC1=VCC2=3V · Input timing voltage : VIL=0.6V, VIH=2.4V · Output timing voltage : VOL=1.5V, VOH=1.5V WR, WRL, WRH 30ns.max th(BCLK-WR) 0ns.min BCLK CSi td(BCLK-CS) 30ns.max ADi td(BCLK-AD) 30ns.max ALE 30ns.max td(BCLK-ALE) th(BCLK-ALE) -4ns.min th(BCLK-AD) 4ns.min th(BCLK-CS) 4ns.min tcyc th(WR-AD) BHE td(BCLK-DB) 40ns.max 4ns.min th(BCLK-DB) td(DB-WR) (0.5 × tcyc-40)ns.min th(WR-DB) DBi Write timing td(BCLK-WR) Hi-Z (0.5 × tcyc-60)ns.max tcyc= 1 f(BCLK) (0.5 × tcyc-10)ns.min (0.5 × tcyc-10)ns.min VCC1=VCC2=3V |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |