Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

FDC37C78-HT Datasheet(PDF) 12 Page - Microchip Technology

Part # FDC37C78-HT
Description  Floppy Disk Controller
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

FDC37C78-HT Datasheet(HTML) 12 Page - Microchip Technology

Back Button FDC37C78-HT Datasheet HTML 8Page - Microchip Technology FDC37C78-HT Datasheet HTML 9Page - Microchip Technology FDC37C78-HT Datasheet HTML 10Page - Microchip Technology FDC37C78-HT Datasheet HTML 11Page - Microchip Technology FDC37C78-HT Datasheet HTML 12Page - Microchip Technology FDC37C78-HT Datasheet HTML 13Page - Microchip Technology FDC37C78-HT Datasheet HTML 14Page - Microchip Technology FDC37C78-HT Datasheet HTML 15Page - Microchip Technology FDC37C78-HT Datasheet HTML 16Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 82 page
background image
12
DIGITAL OUTPUT REGISTER (DOR)
Address 3F2 READ/WRITE
The DOR controls the drive select and motor
enables of the disk interface outputs. It also
contains the enable for the DMA logic and
contains a software reset bit. The contents of the
DOR are unaffected by a software reset.
The
DOR can be written to at any time.
BIT 0 and 1 DRIVE SELECT
These two bit a are binary encoded for the four
drive selects DS0-DS3,
thereby
allowing
only
one drive to be selected at one time.
BIT 2 nRESET
A logic "0" written to this bit resets the Floppy disk
controller. This reset will remain active until a logic
"1" is written to this bit. This software reset does
not affect the DSR and CCR registers, nor does it
affect the other bits of the DOR register.
The
minimum
reset
duration
required
is
100ns,
therefore toggling this bit by consecutive writes to
this register is a valid method of issuing a software
reset.
BIT 3 DMAEN
Writing this bit to logic "1" will enable the DRQ,
nDACK, TC and IRQ outputs.
This bit being a
logic "0" will disable the nDACK and TC inputs,
and hold the DRQ and IRQ outputs in a high
impedance state.
This bit is a logic "0" after a
reset and in these modes.
BIT 4 MOTOR ENABLE 0
This bit controls the MTR0 disk interface output. A
logic "1" in this bit will cause the output pin to go
active.
BIT 5 MOTOR ENABLE 1
This bit controls the MTR1 disk interface output. A
logic "1" in this bit will cause the output pin to go
active.
BIT 6 MOTOR ENABLE 2
This bit controls the MTR2 disk interface output. A
logic "1" in this bit will cause the output pin to go
active.
BIT 7 MOTOR ENABLE 3
This bit controls the MTR3 disk interface output. A
logic "1" in this bit causes the output to go active.
Table 3 - Drive Activation Values
7
6
5
4
3
2
1
0
MOT
EN3
MOT
EN2
MOT
EN1
MOT
EN0
DMAEN nRESET DRIVE
SEL1
DRIVE
SEL0
RESET
COND.
0
0
0
0
0
0
0
0
DRIVE
DOR VALUE
0
1
2
3
1CH
2DH
4EH
8FH



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com