| Electronic Components Datasheet Search |
|
FDG326P Datasheet(PDF) 18 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
FDG326P Datasheet(HTML) 18 Page - Texas Instruments |
|
18 / 29 page ![]() C = 0.01 F SS1 m R1 = 33 mW C = 0.022 F SS1 m R1 = 143 mW C = 0.022 F SS1 m C = 0.01 F SS1 m 5 OUT F B 6 R V = V +1 R æ ö ç ÷ è ø TPS75003-EP SGLS311A – DECEMBER 2006 – REVISED MARCH 2011 www.ti.com Figure 25. Effects of CSS1 and R1 on Current Ramp Limit This soft-start current limit ramo can be used to provide inrush current control or output voltage ramp control. While the current limit ramp can be easily understood by looking at Figure 25, the output voltage ramp is a complex function of many variables. The dominant variables in this process are VOUT1, CSS1, IOUT1, and R1. Less important variables are VIN1 and L1. The best way to set a target start-up time is through bench measurement under target conditions, adjusting CSS1 to get the desired startup profile. To stay above a minimum start-up time, set the nominal start-up time to approximately five times the minimum. To stay below a maximum time, set the nominal start-up time at one-fifth of the maximum. Fastest start-up times occur at maximum VIN1, with minimum VOUT1, L1, COUT1, CSS1, and IOUT1. Slowest start-up times occur under opposite conditions. See Figure 11 to Figure 14 for characterization curves showing how the start-up profile is affected by these critical parameters. Output Voltage Setting Selection (Buck Controllers) Output voltage is set using two resistors as shown for Buck2 in Figure 2. Output voltage is then calculated using Equation 13. (13) where VFB = 1.24V. LDO OPERATION The TPS75003 LDO uses a PMOS pass element and is offered in an adjustable version for ease of programming to any output voltage. When used to power VCC,AUX it is set to 2.5 V; it can optionally be set to other output voltages to power other circuitry. The LDO has integrated soft-start, independent enable, and short-circuit and thermal protection. The LDO can be used to power VCC,AUX on the Xilinx Spartan-3 FPGA when 3.3-V JTAG signals are used as described in Application Note SLVA159 (available for download from www.ti.com). Input Capacitor Selection (LDO) Although an input capacitor is not required, it is good analog design practice to connect a 0.1- μF to 10-μF low ESR capacitor across the input supply near the regulator. This capacitor counteracts reactive input sources and improves transient response, stability, and ripple rejection. A higher value capacitor may be needed if large, fast rise-time load transients are anticipated, or if the device is located far from its power source. 18 Copyright © 2006–2011, Texas Instruments Incorporated Product Folder Link(s): TPS75003-EP |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |