FDG326P datasheet(19/29 Pages) TI

19 / 29 page

OU T

= V

TPS75003-EP

www.ti.com

SGLS311A

– DECEMBER 2006 – REVISED MARCH 2011

Output Capacitor Selection (LDO)

A 2.2

μF or greater capacitor is required near the output of the device to ensure stability. The LDO is stable with

any capacitor type, including ceramic. If improved transient response or ripple rejection is required, larger and/or

lower ESR output capacitors can be used.

Soft-Start (LDO)

The LDO uses an external soft-start capacitor, CSS3, to provide an RC-ramped reference voltage to the control

loop. (See the Functional Block Diagram.) This is a voltage-controlled soft-start, as compared to the

current-controlled soft-start used by the buck controllers.

Setting Output Voltage (LDO)

Output voltage is set using two resistors as shown in Figure 2. Output voltage is then calculated using

Equation 14.

(14)

where VFB = 0.507 V.

Internal Current Limit (LDO)

The internal current limit of the LDO helps protect the regulator during fault conditions. When an over-current

condition is detected, the output voltage will be reduced until the current falls to a level that will not damage the

device. For good device reliability, the LDO should not operate at current limit.

Enable Pin (LDO)

The active high enable pin (EN3) can be used to put the device into shutdown mode. If shutdown and soft-start

capability are not required, EN3 can be tied to IN3.

Dropout Voltage (LDO)

The LDO uses a PMOS transistor to achieve low dropout. When (VIN – VOUT) is less than the dropout voltage

(VDO), the pass device is in its linear region of operation, and the input-output resistance is the RDS,ON of the pass

transistor. In this region, the regulator is said to be out of regulation; ripple rejection, line regulation, and load

regulation degrade as (VIN – VOUT) falls much below 0.5 V.

Transient Response (LDO)

The LDO does not have an on-chip pulldown circuit for output is over-voltage conditions. This feature permits

applications that connect higher voltage sources such as an alternate power supply to the output. This design

also results in an output overshoot of several percent if the load current quickly drops to zero. The amplitude of

overshoot can be reduced by increasing COUT; the duration of overshoot can be reduced by adding a load

resistor.

Thermal Protection (LDO)

Thermal protection disables the output when the junction temperature, TJ, reaches unsafe levels. When the

junction cools, the output is again enabled. Depending on power dissipation, thermal resistance, and ambient

temperature, the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the

regulator, protecting it from damage. For good long term reliability, the device should not be continuously

operated at or near thermal shutdown.

Product Folder Link(s): TPS75003-EP

FDG326P Datasheet(PDF) 19 Page - Texas Instruments

FDG326P Datasheet(HTML) 19 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29

Datasheet Download

Link URL