Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CS494002 Datasheet(PDF) 58 Page - Cirrus Logic

Part # CS494002
Description  Multi-Standard Audio Decoder Family
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS494002 Datasheet(HTML) 58 Page - Cirrus Logic

Back Button CS494002 Datasheet HTML 54Page - Cirrus Logic CS494002 Datasheet HTML 55Page - Cirrus Logic CS494002 Datasheet HTML 56Page - Cirrus Logic CS494002 Datasheet HTML 57Page - Cirrus Logic CS494002 Datasheet HTML 58Page - Cirrus Logic CS494002 Datasheet HTML 59Page - Cirrus Logic CS494002 Datasheet HTML 60Page - Cirrus Logic CS494002 Datasheet HTML 61Page - Cirrus Logic CS494002 Datasheet HTML 62Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 58 / 100 page
background image
58
6.3.1 Host Message (HOSTMSG) Register, A[1:0] = 00b
The HOSTMSG register is a 32-bit register that is
used to read from or write to DSPC. It is read and
written in 4-byte transactions. This register passes
all the code, control and configuration data to and
from DSPC. Messages are read and written
MS_BYTE first.
MS_BYTE
This is the most significant byte (bits 31:24).
BYTE_B
This is BYTE_B (bits 23:16).
BYTE_A
This is BYTE_A (bits 15:8).
LS_BYTE
This is the least significant byte (bits 7:0).
6.3.2 Host Control (CONTROL) Register, A[1:0] = 01b
Reserved
Always write a 0.
BYTE_SEL
Always write a 11b to these bits.
HINBSY
This bit is the Host Input Ready signal. It is set when the host writes to the HOSTMSG register.
It is cleared when DSPC reads the HOSTMSG register. This bit is also pinned out on the
HINBSY pin. Read only by the host and DSPC.
HOUTRDY
This bit is set when DSPC writes data to the HOST_MSG register, and indicates that the DSP
has a pending message for the host. The HOUTRDY bit is cleared when the host reads the
HOSTMSG register. The bit is inverted and pinned out on the INTREQ pin. Read only by the
host and DSPC
6.3.3 Host Data1 Input (HOSTDATA1) Register, A[1:0] = 10b
HOSTDATA1_7–0
The host writes data to DSPC at this address. (Write only)
6.3.4 Host Data2 Input (HOSTDATA2) Register, A[1:0] = 11b
HOSTDATA2_7–0
The host writes data to DSPC at this address. (Write only)
31
30
29
28
27
26
25
24
MS_BYTE
23
22
21
20
19
18
17
16
BYTE_B
15
14
13
12
11
10
9
8
BYTE_A
76543
210
LS_BYTE
76543
210
Reserved
Reserved
Reserved
BYTE_SEL
HINBSY
HOUTRDY
Reserved
76543
210
HOSTDATA1_
7
HOSTDATA1_
6
HOSTDATA1_
5
HOSTDATA1_
4
HOSTDATA1_
3
HOSTDATA1_
2
HOSTDATA1_
1
HOSTDATA1_
0
76543
210
HOSTDATA2_
7
HOSTDATA2_
6
HOSTDATA2_
5
HOSTDATA2_
4
HOSTDATA2_
3
HOSTDATA2_
2
HOSTDATA2_
1
HOSTDATA2_
0
Table 8. Parallel Input/Output Registers for DSPC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com