Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MB86604LPFV Datasheet(PDF) 12 Page - fujitsu semiconductor

Part # MB86604LPFV
Description  SCSI-II Protocol Controller (with single-ended driver/receiver)
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FUJITSU [fujitsu semiconductor]
Direct Link  
Logo FUJITSU - fujitsu semiconductor

MB86604LPFV Datasheet(HTML) 12 Page - fujitsu semiconductor

Back Button MB86604LPFV Datasheet HTML 8Page - fujitsu semiconductor MB86604LPFV Datasheet HTML 9Page - fujitsu semiconductor MB86604LPFV Datasheet HTML 10Page - fujitsu semiconductor MB86604LPFV Datasheet HTML 11Page - fujitsu semiconductor MB86604LPFV Datasheet HTML 12Page - fujitsu semiconductor MB86604LPFV Datasheet HTML 13Page - fujitsu semiconductor MB86604LPFV Datasheet HTML 14Page - fujitsu semiconductor MB86604LPFV Datasheet HTML 15Page - fujitsu semiconductor MB86604LPFV Datasheet HTML 16Page - fujitsu semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 56 page
background image
12
MB86604L
s ELECTRICAL CHARACTERISTICS
1.
DC Characteristics
(VDD = +5 V±5%, VSS = 0 V, Ta = 0
°C to +70°C)
*1: SCSI pins are DB7 to DB0, DBP, BSY, SEL, RST, ATN, REQ, ACK, MSG, C/D, I/O
Note: Leakage current in the above spec indicates the following currents.
(1) Leakage current at the high-Z state on the three-state output pins.
(2) Leakage current at the output high-Z state (input state) on the bidirectional bus pins.
Parameter
Symbol
Condition
Value
Unit
Min. Max.
“H” level
input voltage
CLK
VIH
—
3.5
—
V
Except SCSI and
CLK pins
2.2
—
V
SCSI pins
2.0
—
V
“L” level
input voltage
CLK
VIL
—
—1.5
V
Except CLK pin
—
0.8
V
Input hysteresis of SCSI pins *1
VHW
—0.3
—
V
“H” level
output voltage *1
Except SCSI pins
VOH
IOH = –2.0 mA
4.2
VDD
V
SCSI
pins
Three-state
IOH = –8.0 mA
2.0
—
V
Open-drain
—
—
—
V
“L” level
output voltage *1
Except SCSI pins
VOL
IOL = +3.2 mA
VSS
0.4
V
SCSI pins
IOL = +48.0 mA
—
0.5
V
Input leakage current
ILI
VSS
≤ VI ≤ VDD
–10
+10
µA
Input/output leakage current
ILOZ
VSS
≤ VI ≤ VDD, See Note below
–10
+10
µA
Power supply current
IDD
All output
pins
opened
CLK input = 20 MHz
SPC operating clock = 10 MHz
—
45
mA
CLK input = 30 MHz
SPC operating clock = 10 MHz
48
mA
CLK input = 40 MHz
SPC operating clock = 13.3 MHz
55
mA
CLK input = 30 MHz
SPC operating clock = 15 MHz
65
mA
CLK input = 20 MHz
SPC operating clock = 20 MHz
60
mA
CLK input = 40 MHz
SPC operating clock = 20 MHz
70
mA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com