ML9058E datasheet(16/76 Pages) ETC2

16 / 76 page

FEDL9058E-01

LAPIS Semiconductor

ML9058E

16/76

Function

Pin name

Number

of pins

I/O

Description

This is the pin for selecting parallel data input or serial data input.

P/S = “H”: Parallel data input.

P/S = “L”: Serial data input.

The pins of the LSI have the following functions depending on the

state of P/S input.

P/S

Data/command

Data

Read/Write

Serial clock

“H”

DB0 to DB7

RD, WR

—

“L”

SI (D7)

—

SCL(DB6)

MPU

Interface

P/S

During serial data input, it is not possible to read the display data in

the RAM

Oscillator

circuit

CLS

This is the pin for selecting whether to enable or disable the internal

oscillator circuit for the display clock.

CLS = “H”: The internal oscillator circuit is enabled.

CLS = “L”: The internal oscillator circuit is disabled (External input).

When CLS = “L”, the display clock is input at the pin CL.

This is the pin for selecting whether master operation or slave

operation is made towards the ML9058E. During slave operation,

the synchronization with the LCD display system is achieved by

inputting the timing signals necessary for LCD display.

M/S = “H”: Master operation

M/S = “L”: Slave operation

The functions of the different circuits and pins will be as follows

depending on the states of M/S and CLS signals.

M/S

CLS

Oscillator

circuit

Power

supply circuit

FRS

DOF

“H”

Enabled

Output

“H”

“L”

Disabled

Enabled

Input

Output

“H”

Disabled

Input

Output

Input

“L”

Disabled

Input

Output

Input

Display

timing

generator

circuit

M/S

ML9058E Datasheet(PDF) 16 Page - List of Unclassifed Manufacturers

ML9058E Datasheet(HTML) 16 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76

Datasheet Download

Link URL