Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

GMS81C2012 Datasheet(PDF) 86 Page - Hynix Semiconductor

Part # GMS81C2012
Description  HYUNDAI MICRO ELECTRONICS 8-BIT SINGLE-CHIP MICROCONTROLLERS
PDF  107 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HYNIX [Hynix Semiconductor]
Direct Link  http://www.skhynix.com/kor/main.do
Logo HYNIX - Hynix Semiconductor

GMS81C2012 Datasheet(HTML) 86 Page - Hynix Semiconductor

Back Button GMS81C2012 Datasheet HTML 82Page - Hynix Semiconductor GMS81C2012 Datasheet HTML 83Page - Hynix Semiconductor GMS81C2012 Datasheet HTML 84Page - Hynix Semiconductor GMS81C2012 Datasheet HTML 85Page - Hynix Semiconductor GMS81C2012 Datasheet HTML 86Page - Hynix Semiconductor GMS81C2012 Datasheet HTML 87Page - Hynix Semiconductor GMS81C2012 Datasheet HTML 88Page - Hynix Semiconductor GMS81C2012 Datasheet HTML 89Page - Hynix Semiconductor GMS81C2012 Datasheet HTML 90Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 86 / 107 page
background image
GMS81C2012/GMS81C2020
HYUNDAI MicroElectronics
86
MAR. 2000 Ver 1.00
19. RESET
The GMS81C20xx have two types of reset generation pro-
cedures; one is an external reset input, the other is a watch-
dog timer reset. Table 19-1 shows on-chip hardware ini-
tialization by reset action.
Table 19-1 Initializing Internal Status by Reset Action
19.1 External Reset Input
The reset input is the RESET pin, which is the input to a
Schmitt Trigger. A reset in accomplished by holding the
RESET pin low for at least 8 oscillator periods, within the
operating voltage range and oscillation stable, it is applied,
and the internal state is initialized. After reset, 64ms (at 4
MHz) add with 7 oscillator periods are required to start ex-
ecution as shown in Figure 19-2.
Internal RAM is not affected by reset. When VDD is turned
on, the RAM content is indeterminate. Therefore, this
RAM should be initialized before read or tested it.
When the RESET pin input goes to high, the reset opera-
tion is released and the program execution starts at the vec-
tor address stored at addresses FFFEH - FFFFH.
A connection for simple power-on-reset is shown in Figure
19-1.
Figure 19-1 Simple Power-on-Reset Circuit
Figure 19-2 Timing Diagram after RESET
19.2 Watchdog Timer Reset
Refer to “11. WATCHDOG TIMER” on page 45.
On-chip Hardware
Initial Value
On-chip Hardware
Initial Value
Program counter
(PC)
(FFFFH) - (FFFEH)
Peripheral clock
Off
RAM page register
(RPR)
0
Watchdog timer
Disable
G-flag
(G)
0
Control registers
Refer to Table 8-1 on page 32
Operation mode
Main-frequency clock
Power fail detector
Disable
7036P
VCC
10uF
+
10k
Ω
to the RESET pin
MAIN PROGRAM
Oscillator
(XIN pin)
?
?
FFFE FFFF
Stabilization Time
tST = 62.5mS at 4.19MHz
RESET
ADDRESS
DATA
1
2
3
4
5
6
7
??
Start
?
?
?
FE
?
ADL
ADH
OP
BUS
BUS
RESET Process Step
tST =
x 256
fMAIN ÷1024
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com