Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

GMS81C2012 Datasheet(PDF) 72 Page - Hynix Semiconductor

Part # GMS81C2012
Description  HYUNDAI MICRO ELECTRONICS 8-BIT SINGLE-CHIP MICROCONTROLLERS
PDF  107 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HYNIX [Hynix Semiconductor]
Direct Link  http://www.skhynix.com/kor/main.do
Logo HYNIX - Hynix Semiconductor

GMS81C2012 Datasheet(HTML) 72 Page - Hynix Semiconductor

Back Button GMS81C2012 Datasheet HTML 68Page - Hynix Semiconductor GMS81C2012 Datasheet HTML 69Page - Hynix Semiconductor GMS81C2012 Datasheet HTML 70Page - Hynix Semiconductor GMS81C2012 Datasheet HTML 71Page - Hynix Semiconductor GMS81C2012 Datasheet HTML 72Page - Hynix Semiconductor GMS81C2012 Datasheet HTML 73Page - Hynix Semiconductor GMS81C2012 Datasheet HTML 74Page - Hynix Semiconductor GMS81C2012 Datasheet HTML 75Page - Hynix Semiconductor GMS81C2012 Datasheet HTML 76Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 72 / 107 page
background image
GMS81C2012/GMS81C2020
HYUNDAI MicroElectronics
72
MAR. 2000 Ver 1.00
.
Figure 16-2 Block Diagram of Interrupt
Figure 16-3 Interrupt Enable Flag
Timer 0
INT1
INT0
INT0IF
IENH
Interrupt Enable
Interrupt Enable
IRQH
IRQL
Interrupt
Vector
Address
Generator
Internal bus line
Register (Lower byte)
Internal bus line
Register (Higher byte)
Release STOP
To CPU
Interrupt Master
Enable Flag
I-flag
IENL
I-flag is in PSW, it is cleared by "DI", set by
"EI" instruction. When it goes interrupt service,
I-flag is cleared by hardware, thus any other
interrupt are inhibited. When interrupt service is
completed by "RETI" instruction, I-flag is set to
"1" by hardware.
[0E2H]
[0E3H]
[0E4H]
[0E5H]
INT1IF
T0IF
Timer 1
T1IF
A/D Converter
ADIF
SIOIF
BITIF
Watchdog Timer
Serial
BIT
WDTIF
Communication
T1E
R/W
INT0E
INITIAL VALUE: 0000 ----B
ADDRESS: 0E2H
IENH
INT1E
MSB
T0E
R/W
Timer/Counter 1 interrupt enable flag
SPIE
R/W
ADE
Serial Communication interrupt enable flag
INITIAL VALUE: 0000 ----B
ADDRESS: 0E3H
IENL
WDTE
MSB
LSB
-
-
-
BITE
R/W
Timer/Counter 0 interrupt enable flag
-
R/W
R/W
R/W
R/W
-
-
--
Basic Interval imer interrupt enable flag
Watchdog timer interrupt enable flag
A/D Convert interrupt enable flag
External interrupt 1 enable flag
External interrupt 0 enable flag
0: Disable
1: Enable
VALUE
LSB
-
-
--
-
-
--



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com