Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TMP320C2811PBKA Datasheet(PDF) 71 Page - Texas Instruments

Part # TMP320C2811PBKA
Description  TMS320R2811, TMS320R2812 Digital Signal Processors
PDF  147 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMP320C2811PBKA Datasheet(HTML) 71 Page - Texas Instruments

Back Button TMP320C2811PBKA Datasheet HTML 67Page - Texas Instruments TMP320C2811PBKA Datasheet HTML 68Page - Texas Instruments TMP320C2811PBKA Datasheet HTML 69Page - Texas Instruments TMP320C2811PBKA Datasheet HTML 70Page - Texas Instruments TMP320C2811PBKA Datasheet HTML 71Page - Texas Instruments TMP320C2811PBKA Datasheet HTML 72Page - Texas Instruments TMP320C2811PBKA Datasheet HTML 73Page - Texas Instruments TMP320C2811PBKA Datasheet HTML 74Page - Texas Instruments TMP320C2811PBKA Datasheet HTML 75Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 71 / 147 page
background image
Peripherals
71
June 2004
SPRS257
•
Baud rate programmable to 64K different rates
−
Baud rate =
LSPCLK
(BRR ) 1) * 8
, when BRR ≠ 0
= LSPCLK
16
,
when BRR = 0
Serial port performance is limited by I/O buffer switching speed. Internal prescalers must be adjusted such
that the peripheral speed is less than the I/O buffer speed limit—20 MHz maximum.
•
Data-word format
−
One start bit
−
Data-word length programmable from one to eight bits
−
Optional even/odd/no parity bit
−
One or two stop bits
•
Four error-detection flags: parity, overrun, framing, and break detection
•
Two wake-up multiprocessor modes: idle-line and address bit
•
Half- or full-duplex operation
•
Double-buffered receive and transmit functions
•
Transmitter and receiver operations can be accomplished through interrupt-driven or polled algorithms
with status flags.
−
Transmitter: TXRDY flag (transmitter-buffer register is ready to receive another character) and
TX EMPTY flag (transmitter-shift register is empty)
−
Receiver: RXRDY flag (receiver-buffer register is ready to receive another character), BRKDT flag
(break condition occurred), and RX ERROR flag (monitoring four interrupt conditions)
•
Separate enable bits for transmitter and receiver interrupts (except BRKDT)
•
Max bit rate + 150 MHz
2
8 +
9.375
106 b s
•
NRZ (non-return-to-zero) format
•
Ten SCI module control registers located in the control register frame beginning at address 7050h
All registers in this module are 8-bit registers that are connected to Peripheral Frame 2. When a register is
accessed, the register data is in the lower byte (7−0), and the upper byte (15−8) is read as zeros. Writing
to the upper byte has no effect.
Enhanced features:
•
Auto baud-detect hardware logic
•
16-level transmit/receive FIFO



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com