Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TMP320C2811PBKA Datasheet(PDF) 90 Page - Texas Instruments

Part # TMP320C2811PBKA
Description  TMS320R2811, TMS320R2812 Digital Signal Processors
PDF  147 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMP320C2811PBKA Datasheet(HTML) 90 Page - Texas Instruments

Back Button TMP320C2811PBKA Datasheet HTML 86Page - Texas Instruments TMP320C2811PBKA Datasheet HTML 87Page - Texas Instruments TMP320C2811PBKA Datasheet HTML 88Page - Texas Instruments TMP320C2811PBKA Datasheet HTML 89Page - Texas Instruments TMP320C2811PBKA Datasheet HTML 90Page - Texas Instruments TMP320C2811PBKA Datasheet HTML 91Page - Texas Instruments TMP320C2811PBKA Datasheet HTML 92Page - Texas Instruments TMP320C2811PBKA Datasheet HTML 93Page - Texas Instruments TMP320C2811PBKA Datasheet HTML 94Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 90 / 147 page
background image
Electrical Specifications
90
June 2004
SPRS257
6.12 Device Clock Table
This section provides the timing requirements and switching characteristics for the various clock options
available on R281x DSPs. Table 6−2 lists the cycle times of various clocks.
Table 6−2. TMS320R281x Clock Table and Nomenclature
MIN
NOM
MAX
UNIT
On chip oscillator clock
tc(OSC), Cycle time
28.6
50
ns
On-chip oscillator clock
Frequency
20
35
MHz
XCLKIN
tc(CI), Cycle time
6.67
250
ns
XCLKIN
Frequency
4
150
MHz
SYSCLKOUT
tc(SCO), Cycle time
6.67
500
ns
SYSCLKOUT
Frequency
2
150
MHz
XCLKOUT
tc(XCO), Cycle time
6.67
2000
ns
XCLKOUT
Frequency
0.5
150
MHz
HSPCLK
tc(HCO), Cycle time
6.67
13.3‡
ns
HSPCLK
Frequency
75‡
150
MHz
LSPCLK
tc(LCO), Cycle time
13.3
26.6‡
ns
LSPCLK
Frequency
37.5‡
75
MHz
ADC clock
tc(ADCCLK), Cycle time†
40
ns
ADC clock
Frequency
25
MHz
SPI clock
tc(SPC), Cycle time
50
ns
SPI clock
Frequency
20
MHz
McBSP
tc(CKG), Cycle time
50
ns
McBSP
Frequency
20
MHz
XTIMCLK
tc(XTIM), Cycle time
6.67
ns
XTIMCLK
Frequency
150
MHz
† The maximum value for ADCCLK frequency is 25 MHz. For SYSCLKOUT values of 25 MHz or lower, ADCCLK has to be SYSCLKOUT/2 or lower.
ADCCLK = SYSCLKOUT is not a valid mode for any value of SYSCLKOUT.
‡ This is the default reset value if SYSCLKOUT = 150 MHz.
6.13 Clock Requirements and Characteristics
6.13.1 Input Clock Requirements
The clock provided at the XCLKIN pin generates the internal CPU clock cycle.
Table 6−3. Input Clock Frequency
PARAMETER
MIN
TYP
MAX
UNIT
Resonator
20
35
fx
Input clock frequency
Crystal
20
35
MHz
fx
Input clock frequency
XCLKIN
4
150
MHz
fl
Limp mode clock frequency
2
MHz



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com