Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TUSB3200A Datasheet(PDF) 49 Page - Texas Instruments

Part # TUSB3200A
Description  USB Streaming Controller (STC)
PDF  102 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TUSB3200A Datasheet(HTML) 49 Page - Texas Instruments

Back Button TUSB3200A Datasheet HTML 45Page - Texas Instruments TUSB3200A Datasheet HTML 46Page - Texas Instruments TUSB3200A Datasheet HTML 47Page - Texas Instruments TUSB3200A Datasheet HTML 48Page - Texas Instruments TUSB3200A Datasheet HTML 49Page - Texas Instruments TUSB3200A Datasheet HTML 50Page - Texas Instruments TUSB3200A Datasheet HTML 51Page - Texas Instruments TUSB3200A Datasheet HTML 52Page - Texas Instruments TUSB3200A Datasheet HTML 53Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 102 page
background image
TUSB3200A
www.ti.com
SLES018B – OCTOBER 2001 – REVISED FEBRUARY 2011
Figure 3-1. External Interrupt Timing Waveform
3.6
USB Transceiver Signals
over recommended operating conditions (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
tr
Transition rise time for DP or DM
4
20
ns
tf
Transition fall time for DP or DM
4
20
ns
tRFM
Rise/fall time matching
(tr/tf) × 100 90% 110%
90%
110%
VO(CRS)
Voltage output signal crossover
1.3
2
V
Figure 3-2. USB Differential Driver Timing Waveform
3.7
Codec Port Interface Signals (AC '97 Modes)
TA = 25°C, DVDD = 3.3 V, DVDSS = 5 V, AVDD = 3.3 V
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
fBIT_CLK
Frequency, BIT_CLK (1)
12.288
MHz
tcyc1
Cycle time, BIT_CLK (1)
81.4
ns
tw1(H)
Pulse duration, BIT_CLK high(1)
36
40.7
45
ns
tw1(L)
Pulse duration, BIT_CLK low (1)
36
40.7
45
ns
fSYNC
Frequency, SYNC
CL = 50 pF
48
kHz
tcyc2
Cycle time, SYNC
CL = 50 pF
20.8
µs
tw2 (H)
Pulse duration, SYNC high
CL = 50 pF
1.3
µs
tw2(L)
Pulse duration, SYNC low
CL = 50 pF
19.5
µs
Propagation delay time, BIT_CLK rising edge to CL = 50 pF
tpd1
15
ns
SYNC, SD_OUT, and RESET
tsu
Setup time, SD_IN to BIT_CLK falling edge
CL = 50 pF
10
ns
th
Hold time, SD_IN from BIT_CLK falling edge
10
ns
(1)
Worst case duty cycle is 45/55.
Figure 3-3. BIT_CLK Timing Waveform
Copyright © 2001–2011, Texas Instruments Incorporated
Electrical Specifications
49
Submit Documentation Feedback
Product Folder Link(s): TUSB3200A



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com