Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

DS2155 Datasheet(PDF) 12 Page - Dallas Semiconductor

Part # DS2155
Description  T1/E1/J1 Single-Chip Transceiver TDM/UTOPIA II Interface
PDF  262 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DALLAS [Dallas Semiconductor]
Direct Link  https://www.maximintegrated.com/en.html
Logo DALLAS - Dallas Semiconductor

DS2155 Datasheet(HTML) 12 Page - Dallas Semiconductor

Back Button DS2155 Datasheet HTML 8Page - Dallas Semiconductor DS2155 Datasheet HTML 9Page - Dallas Semiconductor DS2155 Datasheet HTML 10Page - Dallas Semiconductor DS2155 Datasheet HTML 11Page - Dallas Semiconductor DS2155 Datasheet HTML 12Page - Dallas Semiconductor DS2155 Datasheet HTML 13Page - Dallas Semiconductor DS2155 Datasheet HTML 14Page - Dallas Semiconductor DS2155 Datasheet HTML 15Page - Dallas Semiconductor DS2155 Datasheet HTML 16Page - Dallas Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 262 page
background image
DS2156
12 of 262
Reader’s Note: This data sheet assumes a particular nomenclature of the T1 operating environment. In
each 125
ms frame there are 24 8-bit channels plus a framing bit. It is assumed that the framing bit is sent
first followed by channel 1. Each channel is made up of eight bits that are numbered 1 to 8. Bit number 1
is the MSB and is transmitted first. Bit number 8 is the LSB and is transmitted last. The term “locked” is
used to refer to two clock signals that are phase- or frequency-locked or derived from a common clock
(i.e., a 1.544MHz clock can be locked to a 2.048MHz clock if they share the same 8kHz component).
Throughout this data sheet, the following abbreviations are used:
B8ZS
Bipolar with 8 Zero Substitution
BOC
Bit-Oriented Code
CRC
Cyclical Redundancy Check
D4
Superframe (12 frames per multiframe) Multiframe Structure
ESF
Extended Superframe (24 frames per multiframe) Multiframe Structure
FDL
Facility Data Link
FPS
Framing Pattern Sequence in ESF
Fs
Signaling Framing Pattern in D4
Ft
Terminal Framing Pattern in D4
HDLC
High-Level Data Link Control
MF
Multiframe
SLC–96
Subscriber Loop Carrier—96 Channels



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com