LPC18S50 datasheet(52/151 Pages) NXP

52 / 151 page

LPC18S50_S30_S10

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 23 February 2015

52 of 151

NXP Semiconductors

LPC18S50/S30/S10

32-bit ARM Cortex-M3 microcontroller

PF_3

E10

[2]

N; PU -

R — Function reserved.

U3_RXD — Receiver input for USART3.

I/O

SSP0_MOSI — Master Out Slave in for SSP0.

R — Function reserved.

I/O

GPIO7[18] — General purpose digital input/output pin.

R — Function reserved.

PF_4

D10

120

[2]

OL;

I/O

SSP1_SCK — Serial clock for SSP1.

GP_CLKIN — General-purpose clock input to the CGU.

TRACECLK — Trace clock.

R — Function reserved.

I2S0_TX_MCLK — I2S transmit master clock.

I/O

I2S0_RX_SCK — I2S receive clock. It is driven by the master

and received by the slave. Corresponds to the signal SCK in

the I2S-bus specification.

PF_5

[5]

N; PU -

R — Function reserved.

I/O

U3_UCLK — Serial clock input/output for USART3 in

synchronous mode.

I/O

SSP1_SSEL — Slave Select for SSP1.

TRACEDATA[0] — Trace data, bit 0.

I/O

GPIO7[19] — General purpose digital input/output pin.

R — Function reserved.

ADC1_4 — ADC1 and ADC0, input channel 4. Configure the

pin as GPIO input and use the ADC function select register in

the SCU to select the ADC.

Table 3.

Pin description …continued

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol

Description

LPC18S50 Datasheet(PDF) 52 Page - NXP Semiconductors

LPC18S50 Datasheet(HTML) 52 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL