Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TMS320VC5416 Datasheet(PDF) 89 Page - Texas Instruments

Click here to check the latest version.
Part # TMS320VC5416
Description  Fixed-Point Digital Signal Processor
PDF  98 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TMS320VC5416 Datasheet(HTML) 89 Page - Texas Instruments

Back Button TMS320VC5416 Datasheet HTML 85Page - Texas Instruments TMS320VC5416 Datasheet HTML 86Page - Texas Instruments TMS320VC5416 Datasheet HTML 87Page - Texas Instruments TMS320VC5416 Datasheet HTML 88Page - Texas Instruments TMS320VC5416 Datasheet HTML 89Page - Texas Instruments TMS320VC5416 Datasheet HTML 90Page - Texas Instruments TMS320VC5416 Datasheet HTML 91Page - Texas Instruments TMS320VC5416 Datasheet HTML 92Page - Texas Instruments TMS320VC5416 Datasheet HTML 93Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 89 / 98 page
background image
5.5.11.2
HPI16 Mode
TMS320VC5416
Fixed-Point Digital Signal Processor
www.ti.com
SPRS095P – MARCH 1999 – REVISED OCTOBER 2008
Table 5-34 and Table 5-35 assume testing over recommended operating conditions and P = 0.5 *
processor clock (see Figure 5-32 through Figure 5-34). In the following tables, DS refers to the logical OR
of HCS, HDS1, and HDS2, and HD refers to any of the HPI data bus pins (HD0, HD1, HD2, etc.). These
timings are shown assuming that HDS is the signal controlling the transfer. See the TMS320C54x DSP
Reference Set,Volume 5: Enhanced Peripherals (literature number SPRU302) for additional information.
Table 5-34. HPI16 Mode Timing Requirements
5416-120
5416-160
UNIT
MIN
MAX
tsu(HBV-DSL)
Setup time, HR/W valid before DS falling edge
6
ns
th(DSL-HBV)
Hold time, HR/W valid after DS falling edge
5
ns
tsu(HAV-DSH)
Setup time, address valid before DS rising edge (write)
5
ns
tsu(HAV-DSL)
Setup time, address valid before DS falling edge (read)
–(4P– 6)(1)
ns
th(DSH-HAV)
Hold time, address valid after DS rising edge
1
ns
tw(DSL)
Pulse duration, DS low
30
ns
tw(DSH)
Pulse duration, DS high
10
ns
Reads
10P + 30(1)
Memory accesses with no DMA activity.
Writes
10P + 10(1)
Reads
16P + 30(1)
Cycle time, DS rising edge to
Memory accesses with 16-bit DMA
tc(DSH-DSH)
ns
next DS rising edge
activity.
Writes
16P + 10(1)
Reads
24P + 30(1)
Memory accesses with 32-bit DMA
activity.
Writes
24P + 10(1)
tsu(HDV-DSH)W
Setup time, HD valid before DS rising edge
8
ns
th(DSH-HDV)W
Hold time, HD valid after DS rising edge, write
2
ns
(1)
P = 0.5 * processor clock.
Submit Documentation Feedback
Electrical Specifications
89



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com