Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

R5F564MFDDFB Datasheet(PDF) 142 Page - Renesas Technology Corp

Part # R5F564MFDDFB
Description  120-MHz 32-bit RX MCU, on-chip FPU, 240 DMIPS, up to 4-MB flash memory
PDF  228 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F564MFDDFB Datasheet(HTML) 142 Page - Renesas Technology Corp

Back Button R5F564MFDDFB Datasheet HTML 138Page - Renesas Technology Corp R5F564MFDDFB Datasheet HTML 139Page - Renesas Technology Corp R5F564MFDDFB Datasheet HTML 140Page - Renesas Technology Corp R5F564MFDDFB Datasheet HTML 141Page - Renesas Technology Corp R5F564MFDDFB Datasheet HTML 142Page - Renesas Technology Corp R5F564MFDDFB Datasheet HTML 143Page - Renesas Technology Corp R5F564MFDDFB Datasheet HTML 144Page - Renesas Technology Corp R5F564MFDDFB Datasheet HTML 145Page - Renesas Technology Corp R5F564MFDDFB Datasheet HTML 146Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 142 / 228 page
background image
R01DS0173EJ0110 Rev.1.10
Page 142 of 228
Oct 24, 2016
RX64M Group
5. Electrical Characteristics
Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.
Note 2. Supply of the clock signal to peripheral modules is stopped in this state. This does not include operations as BGO (background
operations).
Note 3. ICC depends on f (ICLK) as follows. (ICLK/PCLKA:PCLKB/PCLKC/PCLKD:BCLK:BCLK pin = 10:5:10:5 when EXTAL = 12 MHz)
ICC Max. = 0.77 × f + 18 (max. operation in high-speed operating mode)
ICC Typ. = 0.08 × f + 6 (normal operation in high-speed operating mode)
ICC Typ. = 0.5 × f + 2.6 (low-speed operating mode 1)
ICC Max. = 0.36 × f + 18 (sleep mode)
Note 4. This does not include operations as BGO (background operations). Whether supply of the clock signal to peripheral modules
continues or is stopped only depends on the state determined by the settings of the bits in module stop control registers A to D.
The setting for the peripheral module clock stopped state is FCLK = BCLK = PCLKA = PCLKB = PCLKC = PCLKD = BCLK pin
= 3.75 MHz (division by 64).
Note 5. This is the increase for programming or erasure of the code flash memory (limitations apply to the combinations of ranges in
which writing proceed) or data flash memory during program execution in the code flash memory.
Note 6. The low power consumption function is disabled and DEEPCUT[1:0] = 01b.
Note 7. The low power consumption function is enabled and DEEPCUT[1:0] = 11b.
Table 5.4
DC Characteristics (3)
Conditions: VCC = AVCC0 = AVCC1 = VREFH0 = VCC_USB = 2.7 to 3.6 V, 2.7
≤ VREFH0 ≤ AVCC0,
VCC_USBA = AVCC_USBA = 3.0 to 3.6 V,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = VSS1_USBA = VSS2_USBA = PVSS_USBA = AVSS_USBA = 0 V,
Ta = Topr
Item
Symbol
Min.
Typ.
Max.
Unit
Test Conditions
Supply
current*1
Max.*2
ICC*3
—
—
110
mA
ICLK = 120 MHz
PCLKA = 120 MHz
PCLKB = 60 MHz
PCLKC = 60 MHz
PCLKD = 60 MHz
FCLK = 60 MHz
BCLK = 120 MHz
BCLK pin = 60 MHz
Normal
Peripheral function clock signal
supplied*4
—39
—
Peripheral function clock signal
stopped*4
—16
—
Coremark Peripheral function clock signal
stopped*4
—21
—
Sleep mode: Supply of the clock signal to
peripheral modules is stopped*4
32
61
All-module-clock-stop mode (reference value)
—
10
28
Increased
by BGO
operation
*5
Reading from the code flash memory
while the data flash memory is being
programmed
—7
—
Reading from the code flash memory
while the code flash memory is being
programmed
—10
—
Low-speed operating mode 1: Supply of the clock signal
to peripheral modules is stopped*4
—
3
—
All clocks 1 MHz
Low-speed operating mode 2: Supply of the clock signal
to peripheral modules is stopped*4
—
1.2
—
All clocks 32.768 kHz
Software standby mode
—
0.7
10
Power supplied to standby RAM and USB resume
detecting unit (USB0 only)
—22
63
μA
Power not
supplied to
standby RAM and
USB resume
detecting unit
(USB0 only)
Power-on reset circuit and low-
power consumption function
disabled*6
—
12.5
26
Power-on reset circuit and low-
power consumption function
enabled*7
—
3.1
13.5
Increased by
RTC operation
When a crystal resonator for
low clock loads is in use
—0.6
—
When a crystal resonator for
standard clock loads is in use
—2.0
—
RTC operating while
VCC is off (with the
battery backup
function, only the RTC
and sub-clock
oscillator operate)
When a crystal resonator for
low clock loads is in use
—0.9
—
VBATT = 2.0 V,
VCC = 0 V
—1.6
—
VBATT = 3.3 V,
VCC = 0 V
When a crystal resonator for
standard clock loads is in use
—1.7
—
VBATT = 2.0 V,
VCC = 0 V
—3.3
—
VBATT = 3.3 V,
VCC = 0 V



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com