| Electronic Components Datasheet Search |
|
CS4399 Datasheet(PDF) 62 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS4399 Datasheet(HTML) 62 Page - Cirrus Logic |
|
62 / 111 page ![]() 62 DS1113F1 CS4399 5.10 Example Sequences 44 Set MCLK source and frequency System Clocking Control. 0x10006 0x05 Reserved MCLK_INT MCLK_SRC_SEL 0000 0 1 01 MCLK Frequency is set to 22.5792 MHz MCLK Source is set to PLL 45 Wait for at least 150 µs. 46 Enable ASP clocks Pad Interface Configuration. 0x1000D 0x02 Reserved XSP_3ST ASP_3ST 0000 00 1 0 XSP Interface status is don't care (set to default) Enable serial clocks in Master Mode 47 Power up DAC Refer to Ex. 5-6 for DSD power-up sequence. Note that in Step 2 of Ex. 5-6, HH = BF for DoP on ASP interface. Skip Step 1 of Ex. 5-6 (completed in Step 3 above). Example 5-9. DoP Playback with PLL (Cont.) STEP TASK REGISTER/BIT FIELDS VALUE DESCRIPTION |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |