LAN9220 datasheet(118/142 Pages) MICROCHIP

Part #	LAN9220

Description	16-bit Non-PCI Small Form Factor 10/100 Ethernet Controller with Variable Voltage I/O & HP Auto-MDIX Support

PDF	142 Pages

Scroll/Zoom	100%

Manufacturer	MICROCHIP [Microchip Technology]

Direct Link	http://www.microchip.com

Logo

118 / 142 page

LAN9220

DS00002417A-page 118

 2006-2017 Microchip Technology Inc.

6.4

PIO Burst Reads

In this mode, performance is improved by allowing up to 16 WORD read cycles back-to-back. PIO Burst Reads can be

performed using Chip Select (nCS) or Read Enable (nRD). Either or both of these control signals must go high between

bursts for the period specified.

Note 6-3

When VDDVARIO is 3.3V or 2.5V, the maximum Tdoff time is 7ns. When VDDVARIO is 1.8V, the

maximum Tdoff time is 9ns.

FIGURE 6-3:

PIO BURST READ CYCLE TIMING

Note:

The “Data Bus” width is 16 bits.

TABLE 6-4:

PIO BURST READ TIMING

Symbol

Description

MIN

TYP

MAX

units

tcsh

nCS, nRD Deassertion Time

tcsdv

nCS, nRD Valid to Data Valid

tacyc

Address Cycle Time

165

tasu

Address Setup to nCS, nRD valid

tadv

Address Stable to Data Valid

tah

Address Hold Time

tdon

Data Buffer Turn On Time

tdoff

Data Buffer Turn Off Time

Note 6-3

tdoh

Data Output Hold Time

Note:

A PIO Burst Read cycle begins when both nCS and nRD are asserted. The cycle ends when either or both

nCS and nRD are deasserted. They may be asserted and deasserted in any order.

Data Bus

nCS, nRD

A[7:5]

A[4:1]

LAN9220 Datasheet(PDF) 118 Page - Microchip Technology

LAN9220 Datasheet(HTML) 118 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL