Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

DA9213 Datasheet(PDF) 32 Page - Dialog Semiconductor

Part # DA9213
Description  Multi-Phase 5A/Phase DC-DC Buck Converter
PDF  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DIALOG [Dialog Semiconductor]
Direct Link  http://www.dialog-semiconductor.com/
Logo DIALOG - Dialog Semiconductor

DA9213 Datasheet(HTML) 32 Page - Dialog Semiconductor

Back Button DA9213 Datasheet HTML 28Page - Dialog Semiconductor DA9213 Datasheet HTML 29Page - Dialog Semiconductor DA9213 Datasheet HTML 30Page - Dialog Semiconductor DA9213 Datasheet HTML 31Page - Dialog Semiconductor DA9213 Datasheet HTML 32Page - Dialog Semiconductor DA9213 Datasheet HTML 33Page - Dialog Semiconductor DA9213 Datasheet HTML 34Page - Dialog Semiconductor DA9213 Datasheet HTML 35Page - Dialog Semiconductor DA9213 Datasheet HTML 36Page - Dialog Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 62 page
background image
DA9213, DA9214, and DA9215
Multi-Phase 5A/Phase DC-DC Buck Converter
Datasheet
Revision 2.2
23-Oct-2017
CFR0011-120-00
32 of 62
© 2017 Dialog Semiconductor
DA9213, DA9214, and DA9215's 4-WIRE interface offers two further configuration bits. Clock polarity
(CPOL) and clock phase (CPHA) define when the interface will latch the serial data bits. CPOL
determines whether SK idles high (CPOL = 1) or low (CPOL = 0). CPHA determines on which SK
edge data is shifted in and out. With CPOL = 0 and CPHA = 0, DA9213, DA9214, and DA9215 latch
data on the SK rising edge. If the CPHA is set to 1 the data is latched on the SK falling edge. CPOL
and CPHA states allow four different combinations of clock polarity and phase. Each setting is
incompatible with the other three. The host and DA9213, DA9214, and DA9215 must be set to the
same CPOL and CPHA states to communicate with each other.
A0
A6
A5
A4
A3
A2
A1
R/Wn
D0
D6
D5
D4
D3
D2
D1
D7
nCS
SK
SI
SO
4-WIRE WRITE
A0
A6
A5
A4
A3
A2
A1
R/Wn
nCS
SK
SI
SO
4-WIRE READ
D0
D6
D5
D4
D3
D2
D1
D7
latch data
HI-Z
Figure 20: 4-
WIRE Host Write and Read Timing (nCS_POL = ‘0’, CPOL = ‘0’, CPHA = ‘0’)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com