Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

DLPC3470 Datasheet(PDF) 58 Page - Texas Instruments

Click here to check the latest version.
Part # DLPC3470
Description  Display and Light Controller
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

DLPC3470 Datasheet(HTML) 58 Page - Texas Instruments

Back Button DLPC3470 Datasheet HTML 54Page - Texas Instruments DLPC3470 Datasheet HTML 55Page - Texas Instruments DLPC3470 Datasheet HTML 56Page - Texas Instruments DLPC3470 Datasheet HTML 57Page - Texas Instruments DLPC3470 Datasheet HTML 58Page - Texas Instruments DLPC3470 Datasheet HTML 59Page - Texas Instruments DLPC3470 Datasheet HTML 60Page - Texas Instruments DLPC3470 Datasheet HTML 61Page - Texas Instruments DLPC3470 Datasheet HTML 62Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 58 / 70 page
background image
PLL_REFCLK_I
PLL_REFCLK_O
RFB
RS
CL1
CL2
(Crystal)
58
DLPC3470
DLPS110 – APRIL 2018
www.ti.com
Product Folder Links: DLPC3470
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Layout Guidelines (continued)
11.1.2 DLPC3470 controller Reference Clock
The DLPC3470 controller requires an external reference clock to feed its internal PLL. A crystal or oscillator can
supply this reference. For flexibility, the DLPC3470 controller accepts either of two reference clock frequencies
(see Table 12), but both must have a maximum frequency variation of ±200 ppm (including aging, temperature,
and trim component variation). When a crystal is used, several discrete components are also required as shown
in Figure 36.
Figure 36. Required Discrete Components
CL1 = 2 × (CL – Cstray_pll_refclk_i)
(4)
CL2 = 2 × (CL – Cstray_pll_refclk_o)
where
•
CL is the crystal load capacitance (F
•
)
•
Cstray_pll_refclk_i is the sum of package and PCB stray capacitance at the crystal pin associated with the
ASIC pin, PLL_REFCLK_I
•
Cstray_pll_refclk_o is the sum of package and PCB stray capacitance at the crystal pin associated with the
ASIC pin PLL_REFCLK_O
(5)
11.1.2.1 Recommended Crystal Oscillator Configuration
Table 11. Crystal Port Characteristics
PARAMETER
NOM
UNIT
PLL_REFCLK_I TO GND capacitance
1.5
pF
PLL_REFCLK_O TO GND capacitance
1.5
pF
(1)
Temperature range of –30°C to +85°C
(2)
The crystal bias is determined by the ASIC's VCC_INTF voltage rail, which is variable (not the VCC18 rail).
Table 12. Recommended Crystal Configuration(1)(2)
PARAMETER
RECOMMENDED
UNIT
Crystal circuit configuration
Parallel resonant
Crystal type
Fundamental (first harmonic)
Crystal nominal frequency
24
MHz
Crystal frequency tolerance (including accuracy, temperature, aging and trim sensitivity)
±200
PPM
Maximum startup time
1.0
ms
Crystal equivalent series resistance (ESR)
120 max
Ω
Crystal load
6
pF
RS drive resistor (nominal)
100
Ω
RFB feedback resistor (nominal)
1
MΩ



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com