Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

T7906EKT/SC Datasheet(PDF) 9 Page - ATMEL Corporation

Part # T7906EKT/SC
Description  Single Point to Point IEEE 1355 High Speed Controller
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

T7906EKT/SC Datasheet(HTML) 9 Page - ATMEL Corporation

Back Button T7906EKT/SC Datasheet HTML 5Page - ATMEL Corporation T7906EKT/SC Datasheet HTML 6Page - ATMEL Corporation T7906EKT/SC Datasheet HTML 7Page - ATMEL Corporation T7906EKT/SC Datasheet HTML 8Page - ATMEL Corporation T7906EKT/SC Datasheet HTML 9Page - ATMEL Corporation T7906EKT/SC Datasheet HTML 10Page - ATMEL Corporation T7906EKT/SC Datasheet HTML 11Page - ATMEL Corporation T7906EKT/SC Datasheet HTML 12Page - ATMEL Corporation T7906EKT/SC Datasheet HTML 13Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 42 page
background image
9
T7906E
Rev. A – 27-Aug.-01
IOB Control Bus
The allocation of the I/O busses is shown in the table below:
GPIO Signals
The pins GPIO0 to GPIO7 are either mapped on register GPIO0 (0x63 / 0x64) or miscel-
laneous I/O signals, depending on the register settings as shown in the table below:
Signal
Function
Signal
Function
Signal
Function
RAM Interface
I/O
ADC/DAC/FIFO Interface
I/O
GPIO
IOB[7:0]
RAM_ADDR[7:0]
O
ADC_ADDR[7:0]
O
GPIO1[7:0]
IOB8
RAM_ADDR8
O
ADC_CS*
O
IOB9
RAM_ADDR9
O
ADC_R/C*
O
IOB10
RAM_ADDR10
O
DAC_WR*
O
IOB11
RAM_ADDR11
O
DAC_ADDR0
O
IOB12
RAM_ADDR12
O
DAC_ADDR1
O
IOB13
RAM_ADDR13
O
DAC_ADDR2
O
IOB14
RAM_ADDR14
O
FIFO_TRM_EOP_ACK
O
IOB15
RAM_ADDR15
O
FIFO_RCV_PAR
O
IOB16
RAM_WR*
O
FIFO_RCV_EOP1
O
IOB17
RAM_RD*
O
FIFO_RCV_EOP2
O
IOB18
RAM_CS0*
O
FIFO_RD*
B
IOB19
RAM_CS1*
O
FIDO_WR*
B
IOB20
RAM_CS2*
O
FIFO_EMPTY*
B
IOB21
RAM_CS3*
O
FIFO_FULL*
B
IOB22
RAM_TEST
O
ADC:_RDY
I
IOB23
RAM_ TRM_RDY
O
ADC_TRIG
I
IOB24
RAM_RCV_RDY
O
FIFO_TRM_EOP1
I
IOB25
RAM_BUS_REQ*
I
FIFO_TRM_EOP2
I
IOB26
RAM_START_TRM
I
FIFO_RCV_EOP_ACK
I
IOB27
RAM_START_RCV
I
FIFO_TRM_PAR
I
Pin
Mapped to
I/O
Register
GPIO0
RTS1*UART1
O
UART1_CTRL (0x59): D7
GPIO1
CTS1*UART1
I
UART1_CTRL (0x59): D 7
GPIO2
EXT_IREQ0*
I
IFCONF (0x01): D6
GPIO3
EXT_IREQ1*
I
IFCONF (0x01): D 6
GPIO4
TxD2UART2
O
IFCONF (0x01): D7
GPIO5
RxD2UART2
I
IFCONF (0x01): D7
GPIO6
RTS2*UART2
O
UART2_CTRL (0x72): D7
GPIO7
CTS2*UART2
I
UART2_CTRL (0x72): D7



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com