MMPF0100Z datasheet(77/128 Pages) NXP

77 / 128 page

NXP Semiconductors

PF0100Z

FUNCTIONAL BLOCK REQUIREMENTS AND BEHAVIORS

6.4.6.3

LDO regulator control

Each LDO is fully controlled through its respective VGENxCTL register. This register enables the user to set the LDO output voltage

according to Table 91 for VGEN1 and VGEN2; and uses the voltage set point on Table 92 for VGEN3 through VGEN6.

Besides the output voltage configuration, the LDOs can be enabled or disabled at anytime during normal mode operation, as well as be

programmed to stay “ON” or be disabled when the PMIC enters standby mode. Each regulator has associated I2C bits for this. Table 93

presents a summary of all valid combinations of the control bits on VGENxCTL register and the expected behavior of the LDO output.

Table 91. VGEN1, VGEN2 output voltage configuration

Set point

VGENx[3:0]

VGENx output (V)

0000

0.800

0001

0.850

0010

0.900

0011

0.950

0100

1.000

0101

1.050

0110

1.100

0111

1.150

1000

1.200

1001

1.250

1010

1.300

1011

1.350

1100

1.400

1101

1.450

1110

1.500

1111

1.550

Table 92. VGEN3/ 4/ 5/ 6 output voltage configuration

Set point

VGENx[3:0]

VGENx output (V)

0000

1.80

0001

1.90

0010

2.00

0011

2.10

0100

2.20

0101

2.30

0110

2.40

0111

2.50

1000

2.60

1001

2.70

1010

2.80

1011

2.90

1100

3.00

1101

3.10

1110

3.20

1111

3.30

MMPF0100Z Datasheet(PDF) 77 Page - NXP Semiconductors

MMPF0100Z Datasheet(HTML) 77 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL