Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SCD1284 Datasheet(PDF) 38 Page - Intel Corporation

Part # SCD1284
Description  IEEE 1284-Compatible Parallel Interface Controller with Two High-Speed Asynchronous Serial Ports
PDF  176 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

SCD1284 Datasheet(HTML) 38 Page - Intel Corporation

Back Button SCD1284 Datasheet HTML 34Page - Intel Corporation SCD1284 Datasheet HTML 35Page - Intel Corporation SCD1284 Datasheet HTML 36Page - Intel Corporation SCD1284 Datasheet HTML 37Page - Intel Corporation SCD1284 Datasheet HTML 38Page - Intel Corporation SCD1284 Datasheet HTML 39Page - Intel Corporation SCD1284 Datasheet HTML 40Page - Intel Corporation SCD1284 Datasheet HTML 41Page - Intel Corporation SCD1284 Datasheet HTML 42Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 176 page
background image
CD1284 — IEEE 1284-Compatible Parallel Interface Controller
38
Datasheet
For transmit and modem service-acknowledge cycles, the data in the lower three bits is redundant
to the software because the corresponding acknowledge has occurred. These bits are important in
the case of a serial receive-data service acknowledge because they provide an indication of whether
the request is for ‘good’ data or exception data. They are important to the parallel port because they
indicate if the state-machine or data pipeline (or both) are requesting service.
The value contained in the upper five bits of the LIVR can be used for a number of purposes. The
primary purpose of the LIVR is as a source of a software vector used by the system as an index into
a interrupt dispatch table. However, systems that cannot use this or do not need it can use these bits
for any purpose. In multiple–CD1284 designs that use daisy-chaining, a logical value to place in
these bits is a chip identification number. This is detailed in the daisy-chaining description in
Section 5.3.4.
Figure 5. Control Signal Generation
Table 14. Request-Type Bit Assignments
Bit 2
Bit 1
Bit 0
Request Type
0
0
0
Not used
0
0
1
Group 1: Modem signal change service request
0
1
0
Group 2: Transmit data service request
0
1
1
Group 3: Received good data service request
1
0
0
Parallel port state-machine requests service (refer to Section 5.4)
1
0
1
Parallel port data pipeline request service (refer to Section 5.4)
1
1
0
Both the parallel port state-machine and data pipeline request service (refer to
Section 5.4)
1
1
1
Group 3: Received exception data service request
SVCACKR*
SVCACKT*
SVCACKM*
DGRANT*
CD1284
CS*
R/W*
DS*
AD[6:0]
DB[7:0]
SVCACKP*
CPU
ADDRESS
CPU I/O
CONTROL
ADDRESS
DECODE
LOGIC
CPU
DATA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com