Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

NT5CC64M16GP-DINA Datasheet(PDF) 13 Page - Nanya Technology Corporation.

Part # NT5CC64M16GP-DINA
Description  Commercial, Industrial and AutomotiveDDR3(L) 1 Gb SDRAM
PDF  160 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NANYA [Nanya Technology Corporation.]
Direct Link  http://www.nanya.com
Logo NANYA - Nanya Technology Corporation.

NT5CC64M16GP-DINA Datasheet(HTML) 13 Page - Nanya Technology Corporation.

Back Button NT5CC64M16GP-DINA Datasheet HTML 9Page - Nanya Technology Corporation. NT5CC64M16GP-DINA Datasheet HTML 10Page - Nanya Technology Corporation. NT5CC64M16GP-DINA Datasheet HTML 11Page - Nanya Technology Corporation. NT5CC64M16GP-DINA Datasheet HTML 12Page - Nanya Technology Corporation. NT5CC64M16GP-DINA Datasheet HTML 13Page - Nanya Technology Corporation. NT5CC64M16GP-DINA Datasheet HTML 14Page - Nanya Technology Corporation. NT5CC64M16GP-DINA Datasheet HTML 15Page - Nanya Technology Corporation. NT5CC64M16GP-DINA Datasheet HTML 16Page - Nanya Technology Corporation. NT5CC64M16GP-DINA Datasheet HTML 17Page - Nanya Technology Corporation. Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 160 page
background image
Version 2.2
13
Nanya Technology Cooperation ©
04/2019
All Rights Reserved.
NTC Proprietary
Level: Property
DDR3(L) 1Gb SDRAM
NT5CB(C)128M8GN / NT5CB(C)64M16GP
Reset and Initialization Sequence at Power- on Ramping
(Cont’d)
CK
CK
tCKSRX
RESET
CKE
tIS
ODT
Command
BA0-BA2
T=200us
T=500us
tXPR
tMRD
tMRD
tMRD
tMOD
tZQinit.
Do Not
Care
Time break
10ns
MRS
MRS
MRS
MRS
ZQCL
MR2
MR3
MR1
MR0
VDD,
VDDQ
* From time point Td until Tk. NOP or DES commands must be applied between MRS and ZQcal commnads.
Te
Tk
NOP*
NOP*
Valid
Valid
Static LOW in case RTT_Nom is enabled at time Tg, otherwise static HIGH or LOW
Td
Tc
Ta
Tb
Tf
Tg
Th
Ti
Tj
tDLLK
Valid
Valid
Reset Procedure at Stable Power
(Cont’d)
The following sequence is required for RESET at no power interruption initialization.
1. Asserted RESET below 0.2*VDD anytime when reset is needed (all other inputs may be undefined). RESET needs to be
maintained for minimum 100ns. CKE is pulled “Low” before RESET being de-asserted (min. time 10ns).
2. Follow Power-up Initialization Sequence step 2 to 11.
3. The Reset sequence is now completed. DDR3 (L) SDRAM is ready for normal operation.
Reset Procedure at Power Stable Condition
CK
CK
tCKSRX
RESET
CKE
tIS
ODT
Command
BA0-BA2
T=100ns
T=500us
tXPR
tMRD
tMRD
tMRD
tMOD
tZQinit.
Do Not
Care
Time break
10ns
MRS
MRS
MRS
MRS
ZQCL
MR2
MR3
MR1
MR0
VDD,
VDDQ
* From time point Td until Tk. NOP or DES commands must be applied between MRS and ZQcal commnads.
Te
Tk
NOP*
NOP*
Valid
Valid
Static LOW in case RTT_Nom is enabled at time Tg, otherwise static HIGH or LOW
Td
Tc
Ta
Tb
Tf
Tg
Th
Ti
Tj
tDLLK
Valid
Valid



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com