Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TNETV2501INPGF Datasheet(PDF) 24 Page - Texas Instruments

Click here to check the latest version.
Part # TNETV2501INPGF
Description  TMS320VC5501 Fixed-Point Digital Signal Processor
PDF  197 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TNETV2501INPGF Datasheet(HTML) 24 Page - Texas Instruments

Back Button TNETV2501INPGF Datasheet HTML 20Page - Texas Instruments TNETV2501INPGF Datasheet HTML 21Page - Texas Instruments TNETV2501INPGF Datasheet HTML 22Page - Texas Instruments TNETV2501INPGF Datasheet HTML 23Page - Texas Instruments TNETV2501INPGF Datasheet HTML 24Page - Texas Instruments TNETV2501INPGF Datasheet HTML 25Page - Texas Instruments TNETV2501INPGF Datasheet HTML 26Page - Texas Instruments TNETV2501INPGF Datasheet HTML 27Page - Texas Instruments TNETV2501INPGF Datasheet HTML 28Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 197 page
background image
Introduction
24
December 2002 − Revised November 2008
SPRS206K
Table 2−4. Signal Descriptions (Continued)
Pin
Name
Function
Other‡
Pin
Type†
Multiplexed
Signal Name
Parallel Port − Control Pins (Continued)
C2
I/O/Z
C, D, E,
The C2 pin of the Parallel Port serves one of two functions: parallel general-purpose
input/output (PGPIO) signal PGPIO22 or external memory interface control signal
EMIF.AWE/SWE/SDWE. The function of the C2 pin is determined by the state of the
GPIO6 pin during reset. The C2 pin is set to PGPIO22 if GPIO6 is low during reset. The C2
pin is set to EMIF.AWE/SWE/SDWE if GPIO6 is high during reset. The function of the C2
pin will be set once the device is taken out of reset (RESET pin transitions from a low to
high state).
PGPIO22
I/O/Z
C, D, E,
F, G, H,
M
Parallel general-purpose I/O. PGPIO22 is selected when GPIO6 is low during reset.
The PGPIO22 signal is configured as an input after reset.
EMIF.AWE/
SWE/SDWE
O/Z
M
EMIF control pin. EMIF.AWE/SWE/SDWE is selected when GPIO6 is high during reset.
The EMIF.AWE/SWE/SDWE signal is in a high-impedance state during reset and is set to
output after reset with an output value of 1.
The EMIF.AWE/SWE/SDWE signal serves three different functions when used by the
EMIF: asynchronous memory write-enable (EMIF.AWE), synchronous memory
write-enable (EMIF.SWE), and SDRAM write-enable (EMIF.SDWE).
C3
I/O/Z
The C3 pin of the Parallel Port serves one of two functions: parallel general-purpose
input/output (PGPIO) signal PGPIO23 or external memory interface control signal
EMIF.ARDY. The function of the C3 pin is determined by the state of the GPIO6 pin during
reset. The C3 pin is set to PGPIO23 if GPIO6 is low during reset. The C3 pin is set to
EMIF.ARDY if GPIO6 is high during reset. The function of the C3 pin will be set once the
device is taken out of reset (RESET pin transitions from a low to high state).
PGPIO23
I/O/Z
F, G, H,
J
Parallel general-purpose I/O. PGPIO23 is selected when GPIO6 is low during reset.
The PGPIO23 signal is configured as an input after reset.
EMIF.ARDY
I
J
EMIF data ready pin. EMIF.ARDY is selected when GPIO6 is high during reset.
The EMIF.ARDY signal indicates that an external device is ready for a bus transaction to
be completed. If the device is not ready (EMIF.ARDY is low), the processor extends the
memory access by one cycle and checks EMIF.ARDY again. An internal pullup is
included to disable this feature if not used. The internal pullup can be disabled through the
External Bus Control Register (XBCR).
† I = Input, O = Output, S = Supply, Z = High impedance
‡ Other Pin Characteristics:
A − Internal pullup [always enabled]
B − Internal pulldown [always enabled]
C − Hysteresis input
D − Pin has bus holder, it can be enabled/disabled through the External Bus Control Register (XBCR) [enabled by default].
E − Pin is high impedance in HOLD mode (due to HOLD pin). The EKxHZ bits in the EMIF Global Control Registers (EGCR1, EGCR2)
determine the state of the ECLKOUTx signals during HOLD mode. If EKxHZ = 0, ECLKOUTx continues clocking during HOLD mode.
If EKxHZ = 1, ECLKOUTx goes to high impedance during HOLD mode.
F − Pin is high impedance in OFF mode (TRST = 0, EMU0 = 1, and EMU1/OFF = 0).
G − Pin can be configured as a general-purpose input.
H − PIn can be configured as a general-purpose output.
J
− Pin has an internal pullup, it can be enabled/disabled through the External Bus Control Register (XBCR) [enabled by default].
K − Pin has an internal pulldown, it can be enabled/disabled through the External Bus Control Register (XBCR) [enabled by default].
L
− Fail-safe pin
M − Pin is in high-impedance during reset (RESET pin is low)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com