| Electronic Components Datasheet Search |
|
TNETV2501INPGF Datasheet(PDF) 79 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TNETV2501INPGF Datasheet(HTML) 79 Page - Texas Instruments |
|
79 / 197 page ![]() Functional Overview 79 December 2002 − Revised November 2008 SPRS206K 3.10.2.6 IDLE3 Mode In IDLE3 mode, all modules (including the CLOCK module) are set to idle state. To place the 5501 in IDLE3 mode, perform the following steps: 1. Clear (i.e., set to ‘0’) the PLLEN bit in PLLCSR to place the PLL in bypass mode. 2. Set the PLLPWRDN and PLLRST bits in PLLCSR to ‘1’. 3. Write a ‘1’ to all peripheral module bits in PICR (write 0x3FFF to PICR). 4. Write a ‘1’ to the HPI and DMA bits in MICR (write 0x0003 to MICR). 5. Write a ‘1’ to all domain bits and bit 9 in the ICR (write 0x03FF to ICR). 6. Execute the IDLE instruction. 7. PLL core is set to power-down mode and all internal clocks are disabled. 3.10.2.7 IDLE3 Mode With Internal Oscillator Disabled In this state, all modules (including the CLOCK module) are set to the idle state and the internal oscillator is set to the power-down mode. This is the lowest power-consuming state that 5501 can be placed under. 1. Clear (i.e., set to ‘0’) the PLLEN bit in PLLCSR to place the PLL in bypass mode. 2. Set the PLLPWRDN, PLLRST, and OSCPWRDN bits in PLLCSR to ‘1’. 3. Set the WKEN register to specify which event will wake up internal oscillator [e.g., set bit 1 to have interrupt 0 (INT0) wake up the oscillator].† 4. Write a ‘1’ to all peripheral module bits in PICR (write 0x3FFF to PICR). 5. Write a ‘1’ to the HPI and DMA bits in MICR (write 0x0003 to MICR). 6. Write a ‘1’ to all domain bits and bit 9 in the ICR (write 0x03FF to ICR). 7. Execute the IDLE instruction. 8. Internal oscillator is set to power-down mode, PLL core is set to power-down mode, and all internal clocks are disabled. Note that the internal oscillator can be awakened through an NMI or external interrupt as long as that event is specified in the Oscillator Wakeup Control Register and, in the case of an external interrupt, the interrupt is enabled in the CPU’s Interrupt Enable Register. † Maskable external interrupts must be enabled through IER prior to setting the 5501 to IDLE. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |