TNETV2501INPGF datasheet(94/197 Pages) TI1

94 / 197 page

Functional Overview

December 2002 − Revised November 2008

SPRS206K

3.11.2

Parallel Port General-Purpose I/O (PGPIO)

Four address pins (A[21:18]), 16 data pins (D[31:16]), 16 control signals (C[15:0]), 8 host data pins (HD[7:0]),

and 2 HPI control pins (HC0, HC1) can be individually enabled as PGPIO when the Parallel/Host Port Mux

Mode bit field of the External Bus Selection Register (XBSR) is cleared for PGPIO mode (see Table 3−35).

These pins are controlled by three sets of registers: the PGPIO enable registers, the PGPIO direction

registers, and the PGPIO data registers.

•

The PGPIO enable registers PGPIOEN0−PGPIOEN2 (see Figure 3−34, Figure 3−37, and Figure 3−40)

determine if the output function of the PGPIO pins is enabled or disabled.

•

The PGPIO direction registers PGPIODIR0−PGPIODIR2 (see Figure 3−35, Figure 3−38, and

Figure 3−41) determine if corresponding bits in the PGPIO data registers specify an output value or an

input value.

•

The PGPIO data registers PGPIODAT0−PGPIODAT2 (see Figure 3−36, Figure 3−39, and Figure 3−42)

store the value read or written externally.

To use a PGPIO pin as an output, its corresponding bit must be set to 1 in both the enable and direction

registers. The state of the pin is then controlled through its bit in the data register. Conversely, to use a PGPIO

pin as an input, its corresponding bit must be cleared to 0 in both the enable and the direction registers. The

state of the pin can then be read from its bit in the data register.

NOTE: The enable registers PGPIOENn cannot override the External Bus Selection Register

(XBSR) setting.

Table 3−35. TMS320VC5501 PGPIO Cross-Reference

PARALLEL/HOST PORT MUX MODE = 0

(PGPIO)

PARALLEL/HOST PORT MUX MODE = 1

(FULL EMIF)

EMIF Address Bus

A[21:18]

PGPIO[3:0]

EMIF.A[21:18]

EMIF Data Bus

D[31:16]

PGPIO[19:4]

EMIF.D[31:16]

EMIF Control Bus

PGPIO20

EMIF.ARE/SADS/SDCAS/SRE

PGPIO21

EMIF.AOE/SOE/SDRAS

PGPIO22

EMIF.AWE/SWE/SDWE

PGPIO23

EMIF.ARDY

PGPIO24

EMIF.CE0

PGPIO25

EMIF.CE1

PGPIO26

EMIF.CE2

PGPIO27

EMIF.CE3

PGPIO28

EMIF.BE0

PGPIO29

EMIF.BE1

C10

PGPIO30

EMIF.BE2

C11

PGPIO31

EMIF.BE3

C12

PGPIO32

EMIF.SDCKE

C13

PGPIO33

EMIF.SOE3

C14

PGPIO34

EMIF.HOLD

C15

PGPIO35

EMIF.HOLDA

TNETV2501INPGF Datasheet(PDF) 94 Page - Texas Instruments

TNETV2501INPGF Datasheet(HTML) 94 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL