ADC3541 datasheet(64/68 Pages) TI1

64 / 68 page

10 Layout

10.1 Layout Guidelines

There are several critical signals which require specific care during board design:

1. Analog input and clock signals

• Traces should be as short as possible and vias should be avoided where possible to minimize impedance

discontinuities.

• Traces should be routed using loosely coupled 100-Ω differential traces.

• Differential trace lengths should be matched as close as possible to minimize phase imbalance and HD2

degradation.

2. Digital output interface

• A TBD ohm series isolation resistor should be used on each CMOS output and placed close the digital

output. This isolation resistor limits the output current into the capacitive load and thus minimizes the

switching noise inside the ADC. When driving longer distances a buffer should be used. The resistor value

should be optimized for the desired output data rate.

3. Voltage reference

• The bypass capacitor should be placed as close to the device pins as possible and connected between

VREF and REFGND – on top layer avoiding vias.

• Depending on configuration an additional bypass capacitor between REFBUF and REFGND may be

recommended and should also be placed as close to pins as possible on top layer.

4. Power and ground connections

• Provide low resistance connection paths to all power and ground pins.

• Use power and ground planes instead of traces.

• Avoid narrow, isolated paths which increase the connection resistance.

• Use a signal/ground/power circuit board stackup to maximize coupling between the ground and power

plane.

10.2 Layout Example

The following screen shot shows the top layer of the ADC354x EVM.

• Signal and clock inputs are routed as differential signals on the top layer avoiding vias.

• CMOS output interface lanes with isolation resistor and digital buffer.

• Bypass caps are close to the VREF pin on the top layer avoiding vias.

Isolation resistors on CMOS

output pins

Bypass caps on VREF close

to the pins on top layer

Analog inputs on

top layer (no vias)

Clock routing

without vias

Figure 10-1. Layout example: top layer of ADC354x EVM

ADC3541

SBAS840 – JULY 2020

www.ti.com

Submit Document Feedback

Product Folder Links: ADC3541

ADC3541 Datasheet(PDF) 64 Page - Texas Instruments

ADC3541 Datasheet(HTML) 64 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

Datasheet Download

Link URL