| Electronic Components Datasheet Search |
|
TAS2764YBHT Datasheet(PDF) 7 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TAS2764YBHT Datasheet(HTML) 7 Page - Texas Instruments |
|
7 / 107 page ![]() TA = 25 °C, PVDD = 12 V, VBAT1S = 3.8 V, AVDD = 1.8V IOVDD =1.2 V, RL = 4Ω + 16µH, fin = 1 kHz, fs = 48 kHz, Gain = 21 dBV, SDZ = 1, EDGE_RATE[1:0]=00, NG_EN=0, EN_LLSR=1, PWR_MODE1, Measured filter free as in Section 7 (unless otherwise noted). PARAMETER TEST CONDITIONS MIN TYP MAX UNIT System Efficiency POUT = 1 W 81 % RL = 8 Ω + 16 µH, POUT = 1 W 84 RL = 8 Ω + 5µH, POUT = 1 W PWR_MODE2 76.5 RL = 8 Ω + 16µH, POUT = 1 W PWR_MODE2 82.5 POUT = 10 W 85 RL = 8 Ω + 16 µH, POUT = 5 W 90 RL = 8 Ω + 5 µH, POUT = 8 W, PWR_MODE2 90 THD+N Total Harmonic Distortion and Noise POUT = 1 W, fin = 1 kHz -83 dB POUT = 1 W, fin = 6.67 kHz -83 POUT = 1 W, RL = 8 Ω + 5µH, fin = 20 Hz - 20 kHz, PWR_MODE2 -83 IMD Intermodulation Distortion ITU-R, 19kHz/20kHz, 1:1, POUT = 6.5W, RL = 8 Ω + 16µH -90 dB VN Idle Channel Noise A-Weighted, 20 Hz - 20 kHz, DAC in Mute, PWR_MODE1 27 µV A-Weghted, 20 Hz - 20k Hz, DAC in Mute, PWR_MODE2 27 A-Weighted, 20 Hz - 20 kHz, DAC in Mute, PWR_MODE4 32.7 FPWM Class-D PWM Switching Frequency Average frequency in Spread Spectrum Mode, CLASSD_SYNC=0 384 kHz Fixed Frequency Mode, CLASSD_SYNC=0 345.6 384 422.4 Fixed Frequency Mode, CLASSD_SYNC=1, fs = 44.1, 88.2 kHz 352.8 Fixed Frequency Mode, CLASSD_SYNC=1, fs = 48, 96 kHz 384 VOS Output Offset Voltage Idle Mode -1 1 mV DNR Dynamic Range A-Weighted, -60 dBFS 110 dB A-Weighted, -60 dBFS, PWR_MODE2 110 SNR Signal to Noise Ratio A-Weighted, Referenced to 1 % THD+N Output Level 110 dB A-Weighted, Referenced to 1 % THD+N Output Level PWR_MODE2 110 KCP Click and Pop Performance Into and out of Shutdown, A-weighted 1.1 2.7 mV Full Scale Output Voltage fs <= 48kHz 21 dBV Minimum Programmable Gain fs <= 48kHz 11 dBV Maximum Programmable Gain fs <= 48kHz 21 dBV Programmable Output Level Step Size 0.5 dB Mute attenuation Device in Software Shutdown or Muted in Normal Operation 110 dB Chip to Chip Group Delay -1 1 µs EMI Margin to EN55022B 6" cable, Pout = 1W -6 dB PVDD Power Supply Rejection Ratio PVDD = 12 V + 200 mVpp, fripple = 217 Hz 100 dB PVDD = 12 V + 200 mVpp, fripple = 1 kHz 90 PVDD = 12 V + 200 mVpp, fripple = 20 kHz 85 VBAT1S Power Supply Rejection Ratio VBAT1S = 3.8 V + 200 mVpp, fripple = 217 Hz 100 dB VBAT1S = 3.8 V + 200 mVpp, fripple = 1 kHz 90 VBAT1S = 3.8 V + 200 mVpp, fripple = 20 kHz 85 AVDD Power Supply Rejection Ratio AVDD = 1.8 V + 200 mVpp, fripple = 217 Hz 97 dB AVDD = 1.8 V + 200 mVpp, fripple = 1 kHz 90 AVDD = 1.8 V + 200 mVpp, fripple = 20 kHz 85 Power Supply Intermodulation PVDD 217 Hz, 100-mVpp, Input f=1kHz @ 400mW -70 dB VBAT1S 217 Hz, 100-mVpp, Input f=1kHz @ 400mW -70 AVDD, 217 Hz, 100-mVpp, Input f=1kHz @ 400mW -70 IOVDD 217 Hz, 100-mVpp, Input f=1kHz @ 400mW -70 www.ti.com TAS2764 SLOS998 – DECEMBER 2020 Copyright © 2020 Texas Instruments Incorporated Submit Document Feedback 7 Product Folder Links: TAS2764 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |