| Electronic Components Datasheet Search |
|
TAS2764YBHT Datasheet(PDF) 9 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TAS2764YBHT Datasheet(HTML) 9 Page - Texas Instruments |
|
9 / 107 page ![]() TA = 25 °C, PVDD = 12 V, VBAT1S = 3.8 V, AVDD = 1.8V IOVDD =1.2 V, RL = 4Ω + 16µH, fin = 1 kHz, fs = 48 kHz, Gain = 21 dBV, SDZ = 1, EDGE_RATE[1:0]=00, NG_EN=0, EN_LLSR=1, PWR_MODE1, Measured filter free as in Section 7 (unless otherwise noted). PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Stop Band Attenuation ≥ 0.55 fs 60 dB ≥ 1 fs 65 Group Delay, Noise Gate enabled DC to 0.375 fs for 96 kHz 39 1/fs SPEAKER CURRENT SENSE Resolution 16 bits DNR Dynamic Range Un-Weighted, Relative to 0 dBFS 66 dB THD+N Total Harmonic Distortion and Noise fin = 1 kHz, Pout = 7. 5W -58 dB Full Scale Input Current -6dBFS Input Signal Level 3.75 A Differential Mode Gain Pout = 1W, using a 40Hz, -40dBFS pilot tone 0.98 1.02 Differential Mode Gain Variability Pout = 100mW to 0.1% THD+N, using a 40Hz, -40dBFS pilot tone -2.5 1.5 % Gain error over temperature -20C to 70C, Pout=1W -2.1 +2.1 % Offset HPF_FREQ_REC[2:0]=0h -2 2 mA Frequency Response 20Hz-20kHz -0.1 0.1 dB Group Delay 8 1/fs Common Mode Rejection Ratio Signal into 8 Ohms applied 2X the signal level at 4 Ohms. Change seen in I-sense value between the two vs the expected I-sense value in db scale. 80 dB SPEAKER VOLTAGE SENSE Resolution 16 bits DNR Dynamic Range Un-Weighted, Relative 0 dBFS -72 dB THD+N Total Harmonic Distortion and Noise fin = 1 kHz, Pout = 7.5W -60 dB Full Scale Input Voltage 14 VPK Differential Mode Gain Pout = 1W, using a 40Hz - 40dBFS pilot tone 0.99 1.01 Differential Mode Gain Variability Pout = 100mW to 0.1% THD+N, using a 40Hz, -40dBFS pilot tone -0.35 +0.35 % Gain error over temperature -20C to 70C, Pout=1W -0.7 +0.7 % Offset HPF_FREQ_REC[2:0]=0h -4.5 +4.5 mV Frequency Response 20Hz - 20kHz -0.1 0.1 dB Group Delay 8 1/fs SPEAKER VOLTAGE/CURRENT SENSE RATIO Differential Mode Gain Variability Pout = 50mW to 0.1% THD+N, using a 40Hz, -40dBFS pilot tone -1.5 3 % Gain error over temperature -20C to 70C, Pout=1W -2.1 2.1 % Phase Error between V and I 300 ns PROTECTION CIRCUITRY Brownout Prevention Latency to First Attack PWR_MODE2. Measured at BOP_TH0 of 8.25V. BOP_SRC=1, CONV_VBAT_PVDD_MODE=1 15 µs PWR_MODE2. Measured at BOP_TH0 of 8.25V. BOP_SRC=1, CONV_VBAT_PVDD_MODE=0 15 Thermal Shutdown Temperature - Typical values 130 140 150 °C Thermal Shutdown Retry OTE_RETRY=1 1.5 s Output Short Current Limit on PVDD Output to Output, Output to GND or Output to PVDD Short 5 5.8 A Output Short Current Limit on VBAT1S Output to Output, Output to GND or Output to VBAT1S Short 1.45 2.2 A VBAT1S Undervoltage Lockout Threshold UVLO is asserted 2 V UVLO is de-asserted 2.3 AVDD Undervoltage Lockout Threshold UVLO is asserted 1.45 V UVLO is de-asserted 1.6 www.ti.com TAS2764 SLOS998 – DECEMBER 2020 Copyright © 2020 Texas Instruments Incorporated Submit Document Feedback 9 Product Folder Links: TAS2764 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |