ADAV803ASTZ datasheet(31/56 Pages) AD

31 / 56 page

ADAV803

Rev. 0 | Page 31 of 56

AD1

AD0

AD1

AD0

SCL

SDA

START BY

MASTER

ED)

SDA

(CONTINUED)

FRAME 1

CHIP ADDRESS BYTE

FRAME 4

FRAME 2

REPEATE

BY MA

ADAV803

ACK. BY

ADAV803

ACK. BY

ADAV803

STOP BY

MASTER

ADAV803

SCL

(CONTINU

FRAME 3

STER

CHIP ADDRESS BYTE

D START

ACK. BY

R/W

Figure 54. Reading from the DAC Left Volume Register in I2C

DS AN

ADAV803 provid

e ability to write to or

ead from a block of re

uous operation. To

e this feature, the us

providing data frames

efore the stop conditi

tion, the register

maticall

ame and the register

egister address.

or a read operation, t

utomatically

cremented with each

ata is

locked out on that fra

Care should be exercised when using the block read or block

write modes. For most cases, block reading or writing to a

to the next register. The exceptions to this case are the indirect

memory address registers, transmitter user bit and receiver user

bit data buffers. Using a block read or write to access these

registers does not update the absolute register address, but

instead updates the buffer address to provide the next value in

the buffer.

BLOCK REA

D WRITES

The

es the user with th

gisters in one contin

er has to continue

on. For a write opera

address is auto

y incremented with each additional

data is written to that r

he register address is a

additional frame, and the register d

me.

ADAV803ASTZ Datasheet(PDF) 31 Page - Analog Devices

ADAV803ASTZ Datasheet(HTML) 31 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

Datasheet Download

Link URL