Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

FS32K148HEX0MLFT Datasheet(PDF) 27 Page - NXP Semiconductors

Part # FS32K148HEX0MLFT
Description  Low-power Arm Cortex-M4F/M0 core with excellent energy efficiency
PDF  101 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

FS32K148HEX0MLFT Datasheet(HTML) 27 Page - NXP Semiconductors

Back Button FS32K148HEX0MLFT Datasheet HTML 23Page - NXP Semiconductors FS32K148HEX0MLFT Datasheet HTML 24Page - NXP Semiconductors FS32K148HEX0MLFT Datasheet HTML 25Page - NXP Semiconductors FS32K148HEX0MLFT Datasheet HTML 26Page - NXP Semiconductors FS32K148HEX0MLFT Datasheet HTML 27Page - NXP Semiconductors FS32K148HEX0MLFT Datasheet HTML 28Page - NXP Semiconductors FS32K148HEX0MLFT Datasheet HTML 29Page - NXP Semiconductors FS32K148HEX0MLFT Datasheet HTML 30Page - NXP Semiconductors FS32K148HEX0MLFT Datasheet HTML 31Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 101 page
background image
The following table shows the power consumption targets for S32K148 in various mode
of operations measure at 3.3 V.
Table 15. Power consumption at 3.3 V
Chip/Device
Ambient
Temperature
(°C)
RUN@80 MHz (mA)
HSRUN@112 MHz (mA)1
Peripherals
enabled +
QSPI
Peripherals
enabled +
ENET + SAI
Peripherals
enabled +
QSPI
Peripherals
enabled +
ENET + SAI
S32K148
25
Typ
67.3
79.1
89.8
105.5
85
Typ
67.4
79.2
95.6
105.9
Max
82.5
88.2
109.7
117.4
105
Typ
68.0
79.8
96.6
106.7
Max
80.3
89.1
109.0
119.0
125
Max
83.5
94.7
NA
1. HSRUN mode must not be used at 125°C. Max ambient temperature for HSRUN mode is 105°C.
4.8 ESD and latch-up protection characteristics
Symbol
Description
Min.
Max.
Unit
VHBM
Electrostatic discharge voltage, human body model1, 2, 3
− 4000
4000
V
VCDM
Electrostatic discharge voltage, charged-device model1, 2, 4
All pins except the corner pins
− 500
500
V
Corner pins only
− 750
750
V
ILAT
Latch-up current at ambient temperature of 125 °C5
− 100
100
mA
1. Device failure is defined as: "If after exposure to ESD pulses, the device does not meet specification requirements."
2. All ESD testing conforms with AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.
3. This parameter is tested in conformity with AEC-Q100-002.
4. This parameter is tested in conformity with AEC-Q100-011.
5. This parameter is tested in conformity with AEC-Q100-004.
4.9 EMC radiated emissions operating behaviors
EMC measurements to IC-level IEC standards are available from NXP on request.
General
S32K1xx Data Sheet, Rev. 14, 08/2021
NXP Semiconductors
27



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com