Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

WM8581 Datasheet(PDF) 29 Page - Wolfson Microelectronics plc

Part # WM8581
Description  Multichannel CODEC with S/PDIF Transceiver
PDF  94 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8581 Datasheet(HTML) 29 Page - Wolfson Microelectronics plc

Back Button WM8581 Datasheet HTML 25Page - Wolfson Microelectronics plc WM8581 Datasheet HTML 26Page - Wolfson Microelectronics plc WM8581 Datasheet HTML 27Page - Wolfson Microelectronics plc WM8581 Datasheet HTML 28Page - Wolfson Microelectronics plc WM8581 Datasheet HTML 29Page - Wolfson Microelectronics plc WM8581 Datasheet HTML 30Page - Wolfson Microelectronics plc WM8581 Datasheet HTML 31Page - Wolfson Microelectronics plc WM8581 Datasheet HTML 32Page - Wolfson Microelectronics plc WM8581 Datasheet HTML 33Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 94 page
background image
Product Preview
WM8581
w
PP Rev 1.0 March 2006
29
4
SAIFLRP
0
In LJ/RJ/I
2S modes
0 = LRCLK not inverted
1 = LRCLK inverted
In DSP Format:
0 = DSP Mode A
1 = DSP Mode B
5
SAIFBCP
0
SAIF BCLK polarity
0 = BCLK not inverted
1 = BCLK inverted
6
SAIF_EN
0
SAIF Enable
0 = SAIF disabled
1 = SAIF enabled
Table 15 Audio Interface Control
Notes
1.
Right Justified mode does not support 32-bit data. If word length xAIFxxWL=11b in Right
Justified mode, the word length is forced to 24 bits.
In all modes, the data is signed 2's complement. The digital filters internal signal paths process
24-bit data. If the device is programmed to receive 16 or 20 bit data, the device pads the unused
LSBs with zeros. If the device is programmed into 32 bit mode, the 8 LSBs are ignored.
2.
In 24 bit I
2S mode, any data width of 24 bits or less is supported provided that LRCLK is high for
a minimum of 24 BCLK cycles and low for a minimum of 24 BCLK cycles. If exactly 32 bit clocks
occur in one full left/right clock period the interface will auto detect and configure a 16 bit data
word length.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com