L9960 datasheet(43/95 Pages) STMICROELECTRONICS

43 / 95 page

DS11115 Rev 10

43/95

L9960, L9960T

Functional description

The current SR setting is reported by bit "ISR_echo"

Note:

(-) available in the R8 bit position in SPI answer frame 7a.

4.6.3

Voltage slew rate

The voltage slew rate on HS FETs can be set in real time by SPI.

The corresponding read/write bit is "VSR". Only the power transistors not used for

freewheeling are adjustable, the two others are controlled with a preset slew rate.

Note:

(-) available in the R6 bit position in SPI command frame 3.

Voltage Slew rate depends upon the VSR/NOSR bit configuration also on the following

bit/conditions (ILIM_REG, overcurrent or Tj (and TDSR)) as defined in the table below.

The voltage SR setting is reported by bit "VSR_echo".

Note:

(-) available in the R7 bit position in SPI answer frame 7a.

Table 48. ISR_echo

Bit status

Description

Condition

echo ISR SLOW config

echo ISR FAST config

Default value

Table 49. VSR

Bit status

Description

Condition

see table below

default value see table

Reset value

Table 50. Voltage slew rate

Range/ condition

VSR

TDSR

NOSR

Condition

SLOW

Slow dV/dT

FAST (Default at POR)

Fast dV/dT

SR disabled if ILIM_REG = 1

Or NOC = 0

Very fast dv/dt

Slew rate disabled if

tj > OTwam

Very fast dv/dt

Slew rate disabled

Very fast dv/dt

Table 51. VSR_echo

Bit status

Description

Condition

echo VSR SLOW config

echo VSR FAST config

Default value

L9960 Datasheet(PDF) 43 Page - STMicroelectronics

L9960 Datasheet(HTML) 43 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95

Datasheet Download

Link URL