Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

STM32W108HB Datasheet(PDF) 129 Page - STMicroelectronics

Part # STM32W108HB
Description  High-performance, IEEE 802.15.4 wireless system-on-chip with up to 256 Kbytes of embedded Flash memory
PDF  278 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32W108HB Datasheet(HTML) 129 Page - STMicroelectronics

Back Button STM32W108HB Datasheet HTML 125Page - STMicroelectronics STM32W108HB Datasheet HTML 126Page - STMicroelectronics STM32W108HB Datasheet HTML 127Page - STMicroelectronics STM32W108HB Datasheet HTML 128Page - STMicroelectronics STM32W108HB Datasheet HTML 129Page - STMicroelectronics STM32W108HB Datasheet HTML 130Page - STMicroelectronics STM32W108HB Datasheet HTML 131Page - STMicroelectronics STM32W108HB Datasheet HTML 132Page - STMicroelectronics STM32W108HB Datasheet HTML 133Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 129 / 278 page
background image
STM32W108HB STM32W108CC STM32W108CB STM32W108CZ
Serial interfaces
Doc ID 16252 Rev 14
129/278
9.8.4
Serial controller data register (SCx_DR)
Address offset: 0xC83C (SC1_DR) and 0xC03C (SC2_DR)
Reset value:
0x0000 0000
Reserved, must be kept at reset value
DR[7:0]: Transmit and receive data register
9.8.5
Serial controller control register 2 (SCx_CR)
Address offset: 0xC854 (SC1_CR) and 0xC054 (SC2_CR)
Reset value:
0x0000 0000
Reserved, must be kept at reset value
MODE[1:0]: Serial controller mode selection
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
Reserved
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Reserved
DR[7:0]
rw
rw
rw
rw
rw
rw
rw
rw
Bits [31:8]
Bits [7:0]
Writing to this register adds a byte to the transmit FIFO. Reading from this register takes the
next byte from the receive FIFO and clears the overrun error bit if it was set. In UART mode
(SC1 only), reading from this register loads the UART status register with the parity and
frame error status of the next byte in the FIFO, and clears these bits if the FIFO is empty.
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
Reserved
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Reserved
MODE[1:0]
rw
rw
Bits [31:2]
Bits [1:0]
This bit-field specifies the serial control operating mode
00: No mode selected
01: UART mode
10: SPI mode
11: I2C mode
Note: If the UART mode is supported only by SC1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com