Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

STM32W108HB Datasheet(PDF) 162 Page - STMicroelectronics

Part # STM32W108HB
Description  High-performance, IEEE 802.15.4 wireless system-on-chip with up to 256 Kbytes of embedded Flash memory
PDF  278 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32W108HB Datasheet(HTML) 162 Page - STMicroelectronics

Back Button STM32W108HB Datasheet HTML 158Page - STMicroelectronics STM32W108HB Datasheet HTML 159Page - STMicroelectronics STM32W108HB Datasheet HTML 160Page - STMicroelectronics STM32W108HB Datasheet HTML 161Page - STMicroelectronics STM32W108HB Datasheet HTML 162Page - STMicroelectronics STM32W108HB Datasheet HTML 163Page - STMicroelectronics STM32W108HB Datasheet HTML 164Page - STMicroelectronics STM32W108HB Datasheet HTML 165Page - STMicroelectronics STM32W108HB Datasheet HTML 166Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 162 / 278 page
background image
General-purpose timers
STM32W108HB STM32W108CC STM32W108CB STM32W108CZ
162/278
Doc ID 16252 Rev 14
Figure 21.
Counter timing diagram, internal clock divided by 1
Figure 22.
Counter timing diagram, internal clock divided by 4
Center-aligned mode (up/down counting)
In center-aligned mode, the counter counts from 0 to the auto-reload value (contents of the
TIMx_ARR register) - 1 and generates a counter overflow event, then counts from the
autoreload value down to 1 and generates a counter underflow event. Then it restarts
counting from 0.
In this mode, the direction bit (DIR in the TIMx_CR1 register) cannot be written. It is updated
by hardware and gives the current direction of the counter.
The update event can be generated at each counter overflow and at each counter
underflow. Setting the UG bit in the TIMx_EGR register by software or by using the slave
mode controller also generates an update event. In this case, the both the counter and the
prescalar's counter restart counting from 0.
Software can disable the update event by setting the UDIS bit in the TIMx_CR1 register.
This avoids updating the shadow registers while writing new values in the buffer registers.
Then no update event occurs until the UDIS bit has been written to 0. However, the counter
continues counting up and down, based on the current auto-reload value.
CK_INT
36
CNT_EN
Timer clock = CK_CNT
Counter register
Update interrupt flag (UIF)
Counter underflow (cnt_udf)
Update event (UEV)
35 34 33 32 31 30 2F
04 03 02 01 00
05
0036
0035
CNT_EN
Timer clock = CK_CNT
Counter register
Update interrupt flag (UIF)
0001
0000
Counter underflow
Update event (UEV)
CK_INT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com