STM32W108HB datasheet(230/278 Pages) STMICROELECTRONICS

Part #	STM32W108HB

Description	High-performance, IEEE 802.15.4 wireless system-on-chip with up to 256 Kbytes of embedded Flash memory

PDF	278 Pages

Scroll/Zoom	100%

Manufacturer	STMICROELECTRONICS [STMicroelectronics]

Direct Link	http://www.st.com

Logo

230 / 278 page

Analog-to-digital converter

STM32W108HB STM32W108CC STM32W108CB STM32W108CZ

230/278

Doc ID 16252 Rev 14

11.3.6

ADC DMA control register (ADC_DMACR)

Address offset: 0xD010

Reset value:

0x0000 0000

Reserved, must be kept at reset value

RST:

Reserved, must be kept at reset value

AUTOWRAP: Selects DMA mode

LOAD: Loads the DMA buffer

11.3.7

ADC DMA status register (ADC_DMASR)

Address offset: 0xD014

Reset value:

0x0000 0000

Reserved, must be kept at reset value

OVF: DMA overflow

ACT: DMA status

Reserved

RST

Reserved

AUTO

WRAP

LOAD

wrw

Bits [31:5]

Bit 4

Write 1 to reset the ADC DMA. This bit auto-clears.

Bits [3:2]

Bit 1

0: Linear mode, the DMA stops when the buffer is full.

1: Auto-wrap mode, the DMA output wraps back to the start when the buffer is full.

Bit 0

Write 1 to start DMA (writing 0 has no effect). Cleared when DMA starts or is reset.

Reserved

OVF

ACT

Bits [31:2]

Bit 1

Occurs when an ADC result is ready and the DMA is not active. Cleared by DMA reset.

Bit 0

Reads 1 if DMA is active.

STM32W108HB Datasheet(PDF) 230 Page - STMicroelectronics

STM32W108HB Datasheet(HTML) 230 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL