EMC2101-R-ACZL-TR datasheet(26/56 Pages) MICROCHIP

26 / 56 page

EMC2101

DS20006703A-page 26

 2022 Microchip Technology Inc. and its subsidiaries

5.5

Configuration Register

The Configuration Register controls the basic functionality of the EMC2101. The bits are described below.

CONFIGURATION REGISTER (ADDRESSES 03h AND 09h)

MASK

STANDBY

FAN_

STANDBY

DAC

DIS_TO

ALT_ TCH

TCRIT

OVRD

QUEUE

bit 7

bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as 0

-n = Value at POR

‘1’ = bit is set

‘0’ = Bit is cleared

x = Bit is unknown

bit 7

MSKAL: Masks the ALERT/TACH pin functionality when the device is configured as an ALERT output

in Interrupt Mode. This bit is ignored if the ALERT/TACH pin is configured as an ALERT output in

Comparator Mode or if it is configured as a TACH input.

The internal error condition flags are not affected by setting the MASK bit. Therefore, if the MASK bit is

set manually (instead of by reading the Status Register or sending the ARA command), and it is

cleared, the ALERT/TACH pin may be reasserted without any apparent error conditions present. It is

not recommended that the MASK bit be manually set to clear the ALERT/TACH pin.

1 = The ALERT/TACH pin will be masked and will not generate an interrupt. The Status Register will

still be updated normally.

0 = (default) The ALERT/TACH pin will be asserted if any bit is set in the Status Register. Once the pin

is asserted, it will remain asserted.

bit 6

STANDBY: Determines operational mode of the device.

1 = Low power standby mode. In this mode, the Temperature monitor is disabled and the Fan drivers

may be disabled depending on the status of the FAN_STANDBY bit.

0 = (default) Operational mode, monitoring temperatures, updating FAN output.

bit 5

FAN_STANDBY: Determines the operation of the FAN driver when the device is put into low power

standby mode.

1 = FAN output will be inactive when the STANBDY bit is set. The driver will be set at the default drive

based on the pull-up resistors on the ALERT/TACH pin (see Table 4-1).

0 = (default) FAN output will remain active when the STANDBY bit is set.

bit 4

DAC: Determines FAN output mode.

1 = DAC output enabled at FAN pin.

0 = (default) PWM output enabled at FAN pin.

bit 3

DIS_TO: Disables the SMBus Time-out functionality.

1 = The SMBus Time-out functionality is disabled. The client block will only reset if it receives a STOP

bit.

0 = (default) The SMBus Time-out functionality is enabled and will reset the client block if the clock is

held in a single state for more than 25 ms and less than 35 ms.

bit 2

ALT_TCH: Determines the functionality of the ALERT/TACH pin.

1 = The ALERT/TACH pin will function as a high impedance TACH input. This may require an external

pull-up resistor to set the proper signaling levels

0 = (default) The ALERT/TACH pin will function as an open drain, active low interrupt.

bit 1

TCRITOVRD: Allows the TCRIT limit to be overridden.

1 = The TCRIT limit is unlocked for modification. The TCRIT limit can only be changed once. To adjust

TCRIT again, a power cycle is required.

0 = (default) TCRIT limit is set to default value and locked.

bit 0

QUEUE: Sets the number of external diode over-temp measurements required to assert

ALERT/TACH pin.

1 = ALERT/TACH pin is asserted (and status bit set) after three consecutive external temperature

measurements exceed the high limit or the TCRIT limit or drop below the low limit.

0 = (default) ALERT/TACH pin is asserted (and status bit set) after one external temperature

measurement exceeds the high limit or the TCRIT limit or drops below the low limit.

EMC2101-R-ACZL-TR Datasheet(PDF) 26 Page - Microchip Technology

EMC2101-R-ACZL-TR Datasheet(HTML) 26 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

Datasheet Download

Link URL