EMC2101-R-ACZL-TR datasheet(10/56 Pages) MICROCHIP

10 / 56 page

EMC2101

DS20006703A-page 10

 2022 Microchip Technology Inc. and its subsidiaries

It is recommended that the EEPROM that is used to be

an AT24C02B or equivalent device. The EEPROM cli-

ent address must be 101_0000b. The device must

support a block-read command, 8-bit addressing and

8-bit data formatting using a 2-wire bus. The device

must support 3.3V digital switching logic and may not

pull the SMCLK and SMDATA pins above 5V. Data

must be transmitted MSB first.

No other SMBus Host should exist on the SMDATA and

SMCLK lines. The presence of another SMBus Host

will cause errors in reading from the EEPROM.

The EEPROM should be loaded to mirror the register

set of the EMC2101 with the desired configuration set.

All undefined registers in the EMC2101 register set

should be loaded with 00h in the EEPROM. Likewise,

all registers that are read-only in the EMC2101 register

set should be loaded with 00h in the EEPROM.

Because of the interaction between the Fan Control

Look-up Table and the Fan Configuration Register, the

EEPROM Loader stores the contents of the Fan Con-

figuration Register and updates this register at the end

of the EEPROM loading cycle. (See Section 5.16 “Fan

Configuration Register” and Section 5.22 “Fan

Control Look-Up Table Registers”).

TABLE 2-7:

BLOCK READ BYTE PROTOCOL

START

Client

Address

ACK

Address

ACK

START

Client

Address

ACK

Data

. . .

ACK

Data (00h)

ACK

Data

(01h)

ACK

Data (02h)

. . .

ACK

Data (FFh)

NACK

STOP

. . .

Note:

The shaded columns represent data sent from the EMC2101 to the EEPROM device.

EMC2101-R-ACZL-TR Datasheet(PDF) 10 Page - Microchip Technology

EMC2101-R-ACZL-TR Datasheet(HTML) 10 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

Datasheet Download

Link URL