Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MNSC140CORE Datasheet(PDF) 40 Page - Freescale Semiconductor, Inc

Part # MNSC140CORE
Description  Quad Core 16-Bit Digital Signal Processor
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MNSC140CORE Datasheet(HTML) 40 Page - Freescale Semiconductor, Inc

Back Button MNSC140CORE Datasheet HTML 36Page - Freescale Semiconductor, Inc MNSC140CORE Datasheet HTML 37Page - Freescale Semiconductor, Inc MNSC140CORE Datasheet HTML 38Page - Freescale Semiconductor, Inc MNSC140CORE Datasheet HTML 39Page - Freescale Semiconductor, Inc MNSC140CORE Datasheet HTML 40Page - Freescale Semiconductor, Inc MNSC140CORE Datasheet HTML 41Page - Freescale Semiconductor, Inc MNSC140CORE Datasheet HTML 42Page - Freescale Semiconductor, Inc MNSC140CORE Datasheet HTML 43Page - Freescale Semiconductor, Inc MNSC140CORE Datasheet HTML 44Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 88 page
background image
MSC8122 Technical Data, Rev. 13
2-6
Freescale Semiconductor
Specifications
2.5.3
Clock and Timing Signals
The following sections include a description of clock signal characteristics. Table 2-6 shows the maximum
frequency values for internal (Core, Reference, Bus, and DSI) and external (CLKIN and CLKOUT) clocks. The user
must ensure that maximum frequency values are not exceeded.
Figure 2-3.
Start-Up Sequence with VDD Raised Before VDDH with CLKIN Started with VDDH
Table 2-6.
Maximum Frequencies
Characteristic
Maximum in MHz
Core frequency
300/400/500
Reference frequency (REFCLK)
100/133/166
Internal bus frequency (BLCK)
100/133/166
DSI clock frequency (HCLKIN)
•
Core frequency = 300 MHz
•
Core frequency = 400/500 MHz
HCLKIN
≤ (min{70 MHz, CLKOUT})
HCLKIN
≤ (min{100 MHz, CLKOUT})
External clock frequency (CLKIN or CLKOUT)
100/133/166
Table 2-7.
Clock Frequencies
Characteristics
Symbol
300 MHz Device
400 MHz Device
500 MHz Device
Min
Max
Min
Max
Min
Max
CLKIN frequency
FCLKIN
20
100
20
133.3
20
166.7
BCLK frequency
FBCLK
40
100
40
133.3
40
166.7
Reference clock (REFCLK) frequency
FREFCLK
40
100
40
133.3
40
166.7
Output clock (CLKOUT) frequency
FCLKOUT
40
100
40
133.3
40
166.7
SC140 core clock frequency
FCORE
200
300
200
400
200
500
Note:
The rise and fall time of external clocks should be 3 ns maximum
Table 2-8.
System Clock Parameters
Characteristic
Min
Max
Unit
Phase jitter between BCLK and CLKIN
—
0.3
ns
CLKIN frequency
20
see Table 2-7
MHz
CLKIN slope
—
3
ns
PLL input clock (after predivider)
20
100
MHz
Time
o.5 V
3.3 V
1.2 V
VDDH Nominal
PORESET/TRST asserted
VDD Nominal
CLKIN starts toggling
VDD applied
PORESET/TRST deasserted
1
VDDH applied
VDDH = Nominal
VDD = Nominal



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com